{"id":"https://openalex.org/W1527227073","doi":"https://doi.org/10.1109/esscirc.2003.1257227","title":"A 9-16Gb/s clock and data recovery circuit with three-state phase detector and dual-path loop architecture","display_name":"A 9-16Gb/s clock and data recovery circuit with three-state phase detector and dual-path loop architecture","publication_year":2004,"publication_date":"2004-07-20","ids":{"openalex":"https://openalex.org/W1527227073","doi":"https://doi.org/10.1109/esscirc.2003.1257227","mag":"1527227073"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2003.1257227","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2003.1257227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023519066","display_name":"A. Rezayee","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"A. Rezayee","raw_affiliation_strings":["University of Toronto, Toronto, ONT, Canada","Toronto Univ., Ont., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Toronto Univ., Ont., Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035915064","display_name":"K. Martin","orcid":"https://orcid.org/0000-0002-5381-8450"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"K. Martin","raw_affiliation_strings":["University of Toronto, Toronto, ONT, Canada","Toronto Univ., Ont., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Toronto Univ., Ont., Canada","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":4.1366,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.94398325,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"683","last_page":"686"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9017330408096313},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.6436707973480225},{"id":"https://openalex.org/keywords/dual-loop","display_name":"Dual loop","score":0.589603066444397},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.5695730447769165},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5654993057250977},{"id":"https://openalex.org/keywords/phase-frequency-detector","display_name":"Phase frequency detector","score":0.4857109487056732},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4804665446281433},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47744518518447876},{"id":"https://openalex.org/keywords/data-recovery","display_name":"Data recovery","score":0.4609431028366089},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4299640953540802},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.42533761262893677},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4225044250488281},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3591049015522003},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30541282892227173},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.2990778088569641},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2945677936077118},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19699421525001526},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13366392254829407},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.11788520216941833},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0984470546245575},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.07420438528060913},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06294012069702148}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9017330408096313},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.6436707973480225},{"id":"https://openalex.org/C2779691726","wikidata":"https://www.wikidata.org/wiki/Q5310214","display_name":"Dual loop","level":3,"score":0.589603066444397},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.5695730447769165},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5654993057250977},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.4857109487056732},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4804665446281433},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47744518518447876},{"id":"https://openalex.org/C529754248","wikidata":"https://www.wikidata.org/wiki/Q1054772","display_name":"Data recovery","level":2,"score":0.4609431028366089},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4299640953540802},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.42533761262893677},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4225044250488281},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3591049015522003},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30541282892227173},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.2990778088569641},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2945677936077118},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19699421525001526},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13366392254829407},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.11788520216941833},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0984470546245575},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.07420438528060913},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06294012069702148},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2003.1257227","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2003.1257227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8399999737739563,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W643242061","https://openalex.org/W1496424366","https://openalex.org/W2155048225","https://openalex.org/W2999140730","https://openalex.org/W4233105388","https://openalex.org/W4238327122","https://openalex.org/W6814436970"],"related_works":["https://openalex.org/W2406632178","https://openalex.org/W2295601265","https://openalex.org/W2148370333","https://openalex.org/W2997389056","https://openalex.org/W1536909378","https://openalex.org/W2542557362","https://openalex.org/W2003234253","https://openalex.org/W3177439118","https://openalex.org/W127191621","https://openalex.org/W1527227073"],"abstract_inverted_index":{"This":[0,14,61],"paper":[1],"describes":[2],"the":[3,68,84,103,112,119,149],"design":[4],"and":[5,10,16,34,50,136,156,160],"fabrication":[6],"of":[7,114,148],"a":[8,21,56,95,108,126,131,140],"clock":[9,15,49,89,151],"data":[11,17,51,109,134,143],"recovery":[12,18,52,90],"circuit.":[13],"circuit":[19,53,74],"utilizes":[20],"novel":[22,57],"half-rate":[23,58],"three-state":[24],"phase":[25,29],"detector.":[26,60],"The":[27,47,71,79,87,116,145,163],"proposed":[28,48,72,88],"detector":[30,63],"is":[31,92,105,167],"fully":[32],"symmetric":[33],"has":[35],"low":[36],"propagation":[37],"delay":[38],"that":[39,102],"makes":[40],"it":[41],"attractive":[42],"for":[43,107,130,139],"high":[44],"speed":[45],"applications.":[46],"also":[54],"implements":[55,75],"frequency":[59,62],"automatically":[64],"remains":[65],"disabled":[66],"during":[67],"locked":[69],"state.":[70],"CDR":[73,104],"dual-path":[76],"loop":[77],"architecture.":[78],"dual":[80],"path":[81],"architecture":[82],"suppresses":[83],"jitter":[85,147],"peaking.":[86],"system":[91],"fabricated":[93],"in":[94,111],"CMOS":[96],"0.18/spl":[97],"mu/m":[98],"technology.":[99],"Measurements":[100],"show":[101],"functional":[106],"rate":[110,135],"range":[113],"9-16GHz.":[115],"circuit,":[117],"including":[118],"output":[120],"buffers,":[121],"dissipates":[122],"310mW":[123],"power":[124,128,138],"from":[125],"1.8V":[127],"supply":[129],"16Gb/s":[132],"input":[133,142],"250mW":[137],"10Gb/s":[141],"rate.":[144],"peak-to-peak":[146],"recovered":[150],"oscillating":[152],"at":[153],"5":[154],"GHz":[155],"8GHz":[157],"are":[158],"10ps":[159],"14ps,":[161],"respectively.":[162],"effective":[164],"die":[165],"size":[166],"1mm":[168],"/spl":[169],"times/":[170],"0.8mm.":[171]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}