{"id":"https://openalex.org/W1484182993","doi":"https://doi.org/10.1109/esscirc.2003.1257216","title":"Multiple-bit parallel-CDMA technique for an on-chip interface featuring high data transmission rate, small latency and high noise tolerance","display_name":"Multiple-bit parallel-CDMA technique for an on-chip interface featuring high data transmission rate, small latency and high noise tolerance","publication_year":2004,"publication_date":"2004-07-20","ids":{"openalex":"https://openalex.org/W1484182993","doi":"https://doi.org/10.1109/esscirc.2003.1257216","mag":"1484182993"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2003.1257216","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2003.1257216","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046266668","display_name":"Shinsaku Shimizu","orcid":null},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"Osaka University","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Shinsaku Shimizu","raw_affiliation_strings":["Department of Electronics and Information Systems, Osaka University, Japan","Dept. of Electron. & Inf. Syst., Osaka Univ., Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Systems, Osaka University, Japan","institution_ids":["https://openalex.org/I98285908"]},{"raw_affiliation_string":"Dept. of Electron. & Inf. Syst., Osaka Univ., Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071532549","display_name":"Toshimasa Matsuoka","orcid":"https://orcid.org/0000-0003-3876-2679"},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"Osaka University","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshimasa Matsuoka","raw_affiliation_strings":["Department of Electronics and Information Systems, Osaka University, Japan","Dept. of Electron. & Inf. Syst., Osaka Univ., Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Systems, Osaka University, Japan","institution_ids":["https://openalex.org/I98285908"]},{"raw_affiliation_string":"Dept. of Electron. & Inf. Syst., Osaka Univ., Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082049451","display_name":"Kenji Taniguchi","orcid":"https://orcid.org/0000-0001-5980-1943"},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"Osaka University","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenji Taniguchi","raw_affiliation_strings":["Department of Electronics and Information Systems, Osaka University, Japan","Dept. of Electron. & Inf. Syst., Osaka Univ., Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Systems, Osaka University, Japan","institution_ids":["https://openalex.org/I98285908"]},{"raw_affiliation_string":"Dept. of Electron. & Inf. Syst., Osaka Univ., Japan","institution_ids":["https://openalex.org/I98285908"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5046266668"],"corresponding_institution_ids":["https://openalex.org/I98285908"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07526173,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"639","last_page":"642"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/code-division-multiple-access","display_name":"Code division multiple access","score":0.6660221815109253},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6355112195014954},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6299855709075928},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.550082266330719},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5446351170539856},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.5073239207267761},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4951113760471344},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.48068103194236755},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47918641567230225},{"id":"https://openalex.org/keywords/data-transmission","display_name":"Data transmission","score":0.4728456139564514},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4555858075618744},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.4511600136756897},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.42606645822525024},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.420594722032547},{"id":"https://openalex.org/keywords/parallel-port","display_name":"Parallel port","score":0.4140656590461731},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.343599796295166},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22231030464172363},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18389728665351868},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.18059030175209045},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16906020045280457},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.11582636833190918}],"concepts":[{"id":"https://openalex.org/C47696715","wikidata":"https://www.wikidata.org/wiki/Q233394","display_name":"Code division multiple access","level":2,"score":0.6660221815109253},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6355112195014954},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6299855709075928},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.550082266330719},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5446351170539856},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.5073239207267761},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4951113760471344},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.48068103194236755},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47918641567230225},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.4728456139564514},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4555858075618744},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.4511600136756897},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.42606645822525024},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.420594722032547},{"id":"https://openalex.org/C202683721","wikidata":"https://www.wikidata.org/wiki/Q190440","display_name":"Parallel port","level":3,"score":0.4140656590461731},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.343599796295166},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22231030464172363},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18389728665351868},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.18059030175209045},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16906020045280457},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.11582636833190918},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2003.1257216","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2003.1257216","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7699999809265137,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1480184244","https://openalex.org/W2139607974","https://openalex.org/W6628948796","https://openalex.org/W6680785401"],"related_works":["https://openalex.org/W2392804303","https://openalex.org/W2373402957","https://openalex.org/W2378539383","https://openalex.org/W4225309827","https://openalex.org/W2388210573","https://openalex.org/W4225313525","https://openalex.org/W2389504744","https://openalex.org/W2384858456","https://openalex.org/W2347347292","https://openalex.org/W2268151673"],"abstract_inverted_index":{"We":[0],"proposed":[1],"a":[2],"multiple-bit":[3],"parallel-CDMA":[4],"(MB/P-CDMA)":[5],"interface":[6,52],"featuring":[7],"multi-valued":[8],"voltage":[9,24],"swing":[10,25],"which":[11],"enables":[12],"to":[13,32],"send":[14],"more":[15],"than":[16],"one":[17],"bit":[18],"data":[19,46],"at":[20,26],"each":[21,27],"clock.":[22],"The":[23],"bus":[28],"can":[29],"be":[30],"reduced":[31],"tens":[33],"of":[34,37],"milli-volts":[35],"because":[36],"its":[38],"high":[39],"local":[40],"noise":[41],"tolerance":[42],"nature,":[43],"realizing":[44],"efficient":[45],"transmission":[47],"through":[48],"MB/P-CDMA":[49,51],"interface.":[50],"had":[53],"been":[54],"implemented":[55],"with":[56],"0.35":[57],"/spl":[58],"mu/m":[59],"CMOS":[60],"technology.":[61]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}