{"id":"https://openalex.org/W1551090080","doi":"https://doi.org/10.1109/esscirc.2003.1257135","title":"Circuit techniques for gate and sub-threshold leakage minimization in future CMOS technologies","display_name":"Circuit techniques for gate and sub-threshold leakage minimization in future CMOS technologies","publication_year":2004,"publication_date":"2004-07-20","ids":{"openalex":"https://openalex.org/W1551090080","doi":"https://doi.org/10.1109/esscirc.2003.1257135","mag":"1551090080"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2003.1257135","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2003.1257135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103068738","display_name":"Rahul Rao","orcid":"https://orcid.org/0000-0002-7784-7029"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"R.M. Rao","raw_affiliation_strings":["Department of EECS, University of Michigan, Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"Department of EECS, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108500979","display_name":"J.L. Burns","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]},{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.L. Burns","raw_affiliation_strings":["Department of EECS, University of Michigan, Ann Arbor, MI, USA","IBM Austin Research Laboratory, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of EECS, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"IBM Austin Research Laboratory, Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050281199","display_name":"Richard B. Brown","orcid":"https://orcid.org/0000-0003-2539-2728"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.B. Brown","raw_affiliation_strings":["Department of EECS, University of Michigan, Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"Department of EECS, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103068738"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":3.6207,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.92368007,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"313","last_page":"316"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.7993320226669312},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7420863509178162},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6336972117424011},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.6300298571586609},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.5872694253921509},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5450634360313416},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5193506479263306},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4807274639606476},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.46940886974334717},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4674082100391388},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.44831234216690063},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.42607206106185913},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3057129383087158},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13667801022529602},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10965767502784729}],"concepts":[{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7993320226669312},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7420863509178162},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6336972117424011},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.6300298571586609},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.5872694253921509},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5450634360313416},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5193506479263306},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4807274639606476},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.46940886974334717},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4674082100391388},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.44831234216690063},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.42607206106185913},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3057129383087158},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13667801022529602},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10965767502784729},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2003.1257135","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2003.1257135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2112752462","https://openalex.org/W2114621701","https://openalex.org/W2121437544","https://openalex.org/W2147597268","https://openalex.org/W4250728653"],"related_works":["https://openalex.org/W3151522584","https://openalex.org/W1497123311","https://openalex.org/W3156288925","https://openalex.org/W2900067469","https://openalex.org/W2130342263","https://openalex.org/W2968511773","https://openalex.org/W1589514528","https://openalex.org/W2128559064","https://openalex.org/W2316140901","https://openalex.org/W3217506815"],"abstract_inverted_index":{"Leakage":[0],"current":[1],"is":[2,44],"becoming":[3],"an":[4],"increasingly":[5],"important":[6],"fraction":[7],"of":[8,13,25,29,60],"the":[9,26,41,68],"total":[10,57,73],"power":[11,21],"dissipation":[12],"integrated":[14],"circuits.":[15,64],"This":[16],"work":[17],"focuses":[18],"on":[19],"leakage":[20,31,38,58,74],"minimization":[22,59],"in":[23],"light":[24],"growing":[27],"significance":[28],"gate":[30,37,55],"current.":[32],"The":[33],"need":[34],"to":[35],"consider":[36],"while":[39],"determining":[40],"sleep-state":[42,49],"pattern":[43],"demonstrated.":[45],"Circuit":[46],"reorganization":[47],"and":[48,56,62],"assignment":[50],"techniques":[51],"are":[52],"presented":[53],"for":[54,72],"static":[61],"dynamic":[63],"We":[65],"also":[66],"re-evaluate":[67],"MTCMOS":[69],"circuit":[70],"scheme":[71],"minimization.":[75]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}