{"id":"https://openalex.org/W1493252740","doi":"https://doi.org/10.1109/esscirc.2003.1257104","title":"A high-speed logic circuit family with interdigitated array structure for deep sub-micron IC design","display_name":"A high-speed logic circuit family with interdigitated array structure for deep sub-micron IC design","publication_year":2004,"publication_date":"2004-07-20","ids":{"openalex":"https://openalex.org/W1493252740","doi":"https://doi.org/10.1109/esscirc.2003.1257104","mag":"1493252740"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2003.1257104","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2003.1257104","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111968384","display_name":"H. Yamaoka","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"H. Yamaoka","raw_affiliation_strings":["Department of Electronics Engineering, University of Tokyo, Bunkyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, University of Tokyo, Bunkyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102900006","display_name":"Makoto Ikeda","orcid":"https://orcid.org/0000-0002-6644-4224"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Ikeda","raw_affiliation_strings":["Tokyo Daigaku, Bunkyo-ku, Tokyo, JP","VLSI Design and Education Center, University of Tokyo, Bunkyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Daigaku, Bunkyo-ku, Tokyo, JP","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"VLSI Design and Education Center, University of Tokyo, Bunkyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028680447","display_name":"Kunihiro Asada","orcid":"https://orcid.org/0000-0002-1150-0241"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Asada","raw_affiliation_strings":["Dept. of Electron. Eng., Tokyo Univ., Japan"],"affiliations":[{"raw_affiliation_string":"Dept. of Electron. Eng., Tokyo Univ., Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5111968384"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.03545646,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"e84 c","issue":null,"first_page":"189","last_page":"192"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5638299584388733},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.552849292755127},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5376296043395996},{"id":"https://openalex.org/keywords/emitter-coupled-logic","display_name":"Emitter-coupled logic","score":0.5243337750434875},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5042828321456909},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49731186032295227},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48975062370300293},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45809632539749146},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.44899600744247437},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.44122153520584106},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4239048957824707},{"id":"https://openalex.org/keywords/diode-or-circuit","display_name":"Diode-or circuit","score":0.42113539576530457},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40837976336479187},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.38022708892822266},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3203290104866028},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.3163338303565979},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3134429454803467},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.259014368057251}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5638299584388733},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.552849292755127},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5376296043395996},{"id":"https://openalex.org/C11644886","wikidata":"https://www.wikidata.org/wiki/Q173552","display_name":"Emitter-coupled logic","level":5,"score":0.5243337750434875},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5042828321456909},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49731186032295227},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48975062370300293},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45809632539749146},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.44899600744247437},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.44122153520584106},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4239048957824707},{"id":"https://openalex.org/C171065743","wikidata":"https://www.wikidata.org/wiki/Q5279089","display_name":"Diode-or circuit","level":5,"score":0.42113539576530457},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40837976336479187},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.38022708892822266},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3203290104866028},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.3163338303565979},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3134429454803467},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.259014368057251}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2003.1257104","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2003.1257104","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W150000439","https://openalex.org/W2052652173","https://openalex.org/W2059836005","https://openalex.org/W2104651752","https://openalex.org/W2111250994","https://openalex.org/W2122283876","https://openalex.org/W2138986335","https://openalex.org/W4254174266","https://openalex.org/W6606038694"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W2049889603","https://openalex.org/W2056314744","https://openalex.org/W2114869156","https://openalex.org/W2102653533","https://openalex.org/W2554150716","https://openalex.org/W4242766712","https://openalex.org/W2112242076","https://openalex.org/W2160585196","https://openalex.org/W2082591327"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,25,27,44,49,63,68,81,87],"new":[4],"high-speed":[5,76],"logic":[6,78,98],"circuit":[7,21,39,79,99],"family":[8,22,100],"based":[9],"on":[10],"an":[11,31,56],"interdigitated":[12,57],"array":[13,77],"structure":[14],"for":[15,33,109],"deep":[16],"sub-micron":[17],"IC":[18],"design.":[19,111],"The":[20,37],"consists":[23],"of":[24,90,96],"comparator,":[26],"priority":[28],"encoder,":[29],"and":[30,54,67],"incrementor":[32],"128-bit":[34],"data":[35],"processing.":[36],"proposed":[38],"includes":[40],"three":[41],"schemes:":[42],"1)":[43],"divided":[45],"column":[46,58],"scheme,":[47,53],"2)":[48],"programmable":[50],"sense-amplifier":[51],"activation":[52],"3)":[55],"scheme.":[59],"These":[60],"schemes":[61],"achieved":[62],"22.2%":[64],"delay":[65],"reduction":[66,72],"37.5%":[69],"chip":[70],"area":[71],"over":[73],"the":[74,97,106],"conventional":[75],"in":[80],"0.13-/spl":[82],"mu/m":[83],"CMOS":[84],"technology":[85],"with":[86],"supply":[88],"voltage":[89],"1.2":[91],"V.":[92],"A":[93],"module":[94],"generator":[95],"was":[101],"also":[102],"developed":[103],"to":[104],"enhance":[105],"process":[107],"portability":[108],"IP-based":[110]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}