{"id":"https://openalex.org/W2164969577","doi":"https://doi.org/10.1109/esscir.2005.1541663","title":"Optimally-placed twists in global on-chip differential interconnects","display_name":"Optimally-placed twists in global on-chip differential interconnects","publication_year":2005,"publication_date":"2005-12-10","ids":{"openalex":"https://openalex.org/W2164969577","doi":"https://doi.org/10.1109/esscir.2005.1541663","mag":"2164969577"},"language":"en","primary_location":{"id":"doi:10.1109/esscir.2005.1541663","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscir.2005.1541663","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://ris.utwente.nl/ws/files/5345120/01541663.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074886935","display_name":"Eisse Mensink","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"E. Mensink","raw_affiliation_strings":["IC-Design Group, University of Twente, Enschede, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC-Design Group, University of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060335013","display_name":"Dani\u00ebl Schinkel","orcid":"https://orcid.org/0000-0002-7886-3979"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"D. Schinkel","raw_affiliation_strings":["IC-Design Group, University of Twente, Enschede, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC-Design Group, University of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023038843","display_name":"Eric A.M. Klumperink","orcid":"https://orcid.org/0000-0003-2487-8996"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"E. Klumperink","raw_affiliation_strings":["IC-Design Group, University of Twente, Enschede, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC-Design Group, University of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021915691","display_name":"Ed van Tuijl","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"E. van Tuijl","raw_affiliation_strings":["IC-Design Group, University of Twente, Enschede, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC-Design Group, University of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035402438","display_name":"Bram Nauta","orcid":"https://orcid.org/0000-0001-6790-5873"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"B. Nauta","raw_affiliation_strings":["IC-Design Group, University of Twente, Enschede, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC-Design Group, University of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I94624287"],"apc_list":null,"apc_paid":null,"fwci":1.0812,"has_fulltext":true,"cited_by_count":9,"citation_normalized_percentile":{"value":0.82944229,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"475","last_page":"478"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.807552695274353},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7683514356613159},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.6958182454109192},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6644222736358643},{"id":"https://openalex.org/keywords/electrical-impedance","display_name":"Electrical impedance","score":0.5406200289726257},{"id":"https://openalex.org/keywords/twist","display_name":"Twist","score":0.539671778678894},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.487505167722702},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4459036886692047},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.4314470887184143},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4117524325847626},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.37139442563056946},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.34555500745773315},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.31099942326545715},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28743115067481995},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19657620787620544},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14859461784362793},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.07793521881103516}],"concepts":[{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.807552695274353},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7683514356613159},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.6958182454109192},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6644222736358643},{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.5406200289726257},{"id":"https://openalex.org/C2776196297","wikidata":"https://www.wikidata.org/wiki/Q17138781","display_name":"Twist","level":2,"score":0.539671778678894},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.487505167722702},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4459036886692047},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.4314470887184143},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4117524325847626},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.37139442563056946},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.34555500745773315},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.31099942326545715},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28743115067481995},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19657620787620544},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14859461784362793},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.07793521881103516}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/esscir.2005.1541663","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscir.2005.1541663","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:ris.utwente.nl:publications/2aaa3bb1-5a35-4c0d-9a3c-bd90418905fb","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/2aaa3bb1-5a35-4c0d-9a3c-bd90418905fb","pdf_url":"https://ris.utwente.nl/ws/files/5345120/01541663.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Mensink, E, Schinkel, D, Klumperink, E A M, van Tuijl, A J M & Nauta, B 2005, Optimally-Placed Twists in Global On-Chip Differential Interconnects. in the European Solid-State Circuits Conference 2005 (ESSCIRC 2005). IEEE, Grenoble, France, pp. 475-478, 31st European Solid-State Circuits Conference, ESSCIRC 2005, Grenoble, France, 12/09/05. https://doi.org/10.1109/ESSCIR.2005.1541663","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:ris.utwente.nl:publications/2aaa3bb1-5a35-4c0d-9a3c-bd90418905fb","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"pmh:oai:ris.utwente.nl:publications/2aaa3bb1-5a35-4c0d-9a3c-bd90418905fb","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/2aaa3bb1-5a35-4c0d-9a3c-bd90418905fb","pdf_url":"https://ris.utwente.nl/ws/files/5345120/01541663.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Mensink, E, Schinkel, D, Klumperink, E A M, van Tuijl, A J M & Nauta, B 2005, Optimally-Placed Twists in Global On-Chip Differential Interconnects. in the European Solid-State Circuits Conference 2005 (ESSCIRC 2005). IEEE, Grenoble, France, pp. 475-478, 31st European Solid-State Circuits Conference, ESSCIRC 2005, Grenoble, France, 12/09/05. https://doi.org/10.1109/ESSCIR.2005.1541663","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5600000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321800","display_name":"Nederlandse Organisatie voor Wetenschappelijk Onderzoek","ror":"https://ror.org/04jsz6e67"},{"id":"https://openalex.org/F4320334893","display_name":"Stichting voor de Technische Wetenschappen","ror":"https://ror.org/057tq3593"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2164969577.pdf","grobid_xml":"https://content.openalex.org/works/W2164969577.grobid-xml"},"referenced_works_count":5,"referenced_works":["https://openalex.org/W1573847719","https://openalex.org/W2124522233","https://openalex.org/W2138554927","https://openalex.org/W2170651760","https://openalex.org/W2171825402"],"related_works":["https://openalex.org/W2783437851","https://openalex.org/W4249165909","https://openalex.org/W1672137312","https://openalex.org/W1650483958","https://openalex.org/W2320869333","https://openalex.org/W2136809508","https://openalex.org/W1924731896","https://openalex.org/W1551902604","https://openalex.org/W2141397294","https://openalex.org/W2018755015"],"abstract_inverted_index":{"A":[0],"bus-transceiver":[1],"test":[2],"chip":[3],"in":[4,85],"0.13":[5],"/spl":[6,22],"mu/m":[7,23],"CMOS":[8],"achieves":[9],"3":[10],"Gb/s/ch":[11],"over":[12],"10":[13],"mm":[14],"long":[15],"uninterrupted":[16],"differential":[17],"interconnect":[18],"of":[19,42,49,62,72],"only":[20,57],"0.8":[21],"pitch.":[24],"As":[25],"crosstalk":[26],"would":[27],"impede":[28],"this":[29],"high":[30],"data":[31],"rate,":[32],"twists":[33,44,67],"are":[34,82],"used.":[35],"Analysis":[36],"shows":[37],"that":[38,56],"the":[39,43,47,50,63,73,87],"optimal":[40],"positions":[41],"depend":[45],"on":[46],"termination":[48],"interconnect.":[51],"Theory":[52],"and":[53,70,76,79],"measurements":[54],"show":[55],"one":[58],"twist":[59],"at":[60,68],"50%":[61],"even":[64],"interconnects,":[65],"two":[66],"30%":[69],"70%":[71],"odd":[74],"interconnects":[75],"equal":[77],"source":[78],"load":[80],"impedances":[81],"very":[83],"effective":[84],"mitigating":[86],"crosstalk.":[88]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}