{"id":"https://openalex.org/W2149066540","doi":"https://doi.org/10.1109/esscir.2005.1541646","title":"Improving dpa security by using globally-asynchronous locally-synchronous systems","display_name":"Improving dpa security by using globally-asynchronous locally-synchronous systems","publication_year":2005,"publication_date":"2005-12-10","ids":{"openalex":"https://openalex.org/W2149066540","doi":"https://doi.org/10.1109/esscir.2005.1541646","mag":"2149066540"},"language":"en","primary_location":{"id":"doi:10.1109/esscir.2005.1541646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscir.2005.1541646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055101588","display_name":"Frank K. G\u00fcrkaynak","orcid":"https://orcid.org/0000-0002-8476-554X"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"F. Gurkaynak","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067717463","display_name":"S. Oetiker","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"S. Oetiker","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057947990","display_name":"Hubert Kaeslin","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"H. Kaeslin","raw_affiliation_strings":["Microelectronics Design Center, ETH Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Microelectronics Design Center, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113342803","display_name":"N. Felber","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"N. Felber","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004540330","display_name":"Wolf F\u00efchtner","orcid":"https://orcid.org/0000-0001-6013-4674"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"W. Fichtner","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5055101588"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":2.7425,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.91413542,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"407","last_page":"410"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8167048096656799},{"id":"https://openalex.org/keywords/side-channel-attack","display_name":"Side channel attack","score":0.7479708194732666},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7239012718200684},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.7105753421783447},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6783165335655212},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.6160183548927307},{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.5541125535964966},{"id":"https://openalex.org/keywords/cipher","display_name":"Cipher","score":0.5503439903259277},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5233468413352966},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.48631414771080017},{"id":"https://openalex.org/keywords/advanced-encryption-standard","display_name":"Advanced Encryption Standard","score":0.4313390254974365},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.41877397894859314},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34688714146614075},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2548353672027588},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.19455605745315552},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18658149242401123},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.13106423616409302},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.10305866599082947},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07514733076095581}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8167048096656799},{"id":"https://openalex.org/C49289754","wikidata":"https://www.wikidata.org/wiki/Q2267081","display_name":"Side channel attack","level":3,"score":0.7479708194732666},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7239012718200684},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.7105753421783447},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6783165335655212},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.6160183548927307},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.5541125535964966},{"id":"https://openalex.org/C2780221543","wikidata":"https://www.wikidata.org/wiki/Q4681865","display_name":"Cipher","level":3,"score":0.5503439903259277},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5233468413352966},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.48631414771080017},{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.4313390254974365},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.41877397894859314},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34688714146614075},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2548353672027588},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.19455605745315552},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18658149242401123},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.13106423616409302},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.10305866599082947},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07514733076095581},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/esscir.2005.1541646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscir.2005.1541646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.127.8261","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.127.8261","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.iis.ee.ethz.ch/async/pub/esscirc2005.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1516756100","https://openalex.org/W1602777099","https://openalex.org/W1609287256","https://openalex.org/W1613874182","https://openalex.org/W1837001584","https://openalex.org/W2133707980","https://openalex.org/W2154909745","https://openalex.org/W2160823654","https://openalex.org/W6638789758","https://openalex.org/W6683394555"],"related_works":["https://openalex.org/W5280335","https://openalex.org/W4384807855","https://openalex.org/W2164725015","https://openalex.org/W4323926098","https://openalex.org/W2022533428","https://openalex.org/W182679101","https://openalex.org/W2125219685","https://openalex.org/W2029006445","https://openalex.org/W4255075415","https://openalex.org/W169923757"],"abstract_inverted_index":{"Side":[0],"channel":[1],"analysis":[2,8,40],"attacks,":[3],"and":[4,41,65,73,110],"particularly":[5],"differential":[6],"power":[7,36],"(DPA),":[9],"pose":[10],"a":[11,29,96,112],"serious":[12],"threat":[13],"to":[14,49],"cryptographic":[15],"security.":[16],"This":[17],"is":[18],"partly":[19],"because":[20],"the":[21,34,42,51],"synchronous":[22],"operation":[23,63],"of":[24,115],"traditional":[25],"cipher":[26,56],"hardware":[27],"affords":[28],"fairly":[30],"good":[31],"correlation":[32],"between":[33],"abstract":[35],"model":[37],"used":[38],"during":[39],"physical":[43],"circuit":[44,57],"under":[45],"attack.":[46],"As":[47],"opposed":[48],"this,":[50],"globally-asynchronous":[52],"locally-synchronous":[53],"(GALS)":[54],"AES":[55],"discussed":[58],"in":[59,95],"this":[60],"paper":[61],"combines":[62],"reordering":[64],"unpredictable":[66],"latencies":[67],"with":[68],"three":[69],"asynchronous":[70],"clock":[71,75],"domains":[72],"self-varying":[74],"cycle":[76],"times.":[77],"Attackers":[78],"are":[79],"further":[80],"confused":[81],"by":[82],"having":[83],"functional":[84],"units":[85],"process":[86],"random":[87],"dummy":[88],"data":[89],"when":[90],"idle.":[91],"The":[92],"design":[93],"fabricated":[94],"0.25":[97],"/spl":[98],"mu/m":[99],"CMOS":[100],"technology":[101],"comprises":[102],"39,000":[103],"gate-equivalents,":[104],"occupies":[105],"approximately":[106],"1":[107],"mm/sup":[108],"2/":[109],"achieves":[111],"peak":[113],"throughput":[114],"more":[116],"than":[117],"256":[118],"Mb/s.":[119]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}