{"id":"https://openalex.org/W1503106634","doi":"https://doi.org/10.1109/esscir.2005.1541634","title":"A 8kb domino read sram with hit logic and parity checker","display_name":"A 8kb domino read sram with hit logic and parity checker","publication_year":2005,"publication_date":"2005-12-10","ids":{"openalex":"https://openalex.org/W1503106634","doi":"https://doi.org/10.1109/esscir.2005.1541634","mag":"1503106634"},"language":"en","primary_location":{"id":"doi:10.1109/esscir.2005.1541634","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscir.2005.1541634","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000785550","display_name":"A.R. Pelella","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"A.R. Pelella","raw_affiliation_strings":["Systems & Technology Group, IBM, Poughkeepsie, NY, USA","Syst. & Technol. Group, IBM, Poughkeepsie, NY, USA"],"affiliations":[{"raw_affiliation_string":"Systems & Technology Group, IBM, Poughkeepsie, NY, USA","institution_ids":[]},{"raw_affiliation_string":"Syst. & Technol. Group, IBM, Poughkeepsie, NY, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041802707","display_name":"Arthur tuminaro","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A.D. Tuminaro","raw_affiliation_strings":["Systems & Technology Group, IBM, Poughkeepsie, NY, USA","Syst. & Technol. Group, IBM, Poughkeepsie, NY, USA"],"affiliations":[{"raw_affiliation_string":"Systems & Technology Group, IBM, Poughkeepsie, NY, USA","institution_ids":[]},{"raw_affiliation_string":"Syst. & Technol. Group, IBM, Poughkeepsie, NY, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068593719","display_name":"Ryan Freese","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R.T. Freese","raw_affiliation_strings":["Systems & Technology Group, IBM, Poughkeepsie, NY, USA","Syst. & Technol. Group, IBM, Poughkeepsie, NY, USA"],"affiliations":[{"raw_affiliation_string":"Systems & Technology Group, IBM, Poughkeepsie, NY, USA","institution_ids":[]},{"raw_affiliation_string":"Syst. & Technol. Group, IBM, Poughkeepsie, NY, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037308786","display_name":"Yiu-Hing Chan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Y.H. Chan","raw_affiliation_strings":["Systems & Technology Group, IBM, Poughkeepsie, NY, USA","Syst. & Technol. Group, IBM, Poughkeepsie, NY, USA"],"affiliations":[{"raw_affiliation_string":"Systems & Technology Group, IBM, Poughkeepsie, NY, USA","institution_ids":[]},{"raw_affiliation_string":"Syst. & Technol. Group, IBM, Poughkeepsie, NY, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5000785550"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.1341,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.86553871,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"359","last_page":"362"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7729475498199463},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7536967992782593},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.7241924405097961},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.6286759376525879},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.5316460728645325},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.47390687465667725},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4416944086551666},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.42875608801841736},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34209510684013367},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3379083573818207},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33418190479278564},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3230634331703186},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2843291163444519},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.22939324378967285},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.19098058342933655},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.14109349250793457},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12878602743148804},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11305919289588928},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07523038983345032}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7729475498199463},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7536967992782593},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.7241924405097961},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.6286759376525879},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.5316460728645325},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.47390687465667725},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4416944086551666},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.42875608801841736},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34209510684013367},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3379083573818207},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33418190479278564},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3230634331703186},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2843291163444519},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.22939324378967285},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.19098058342933655},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.14109349250793457},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12878602743148804},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11305919289588928},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07523038983345032},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscir.2005.1541634","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscir.2005.1541634","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/15","score":0.4099999964237213,"display_name":"Life in Land"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W1558097909"],"related_works":["https://openalex.org/W4231158717","https://openalex.org/W1835913819","https://openalex.org/W2059009651","https://openalex.org/W3174071739","https://openalex.org/W2150513440","https://openalex.org/W4254482168","https://openalex.org/W18274992","https://openalex.org/W2548084981","https://openalex.org/W2098328611","https://openalex.org/W2100009051"],"abstract_inverted_index":{"An":[0],"8Kb":[1],"domino":[2],"read":[3],"SRAM":[4],"with":[5,95],"hit":[6],"logic":[7],"and":[8,36,92,104],"parity":[9],"checker,":[10],"fabricated":[11],"in":[12],"a":[13,47,99],"65nm":[14],"SOI":[15],"CMOS":[16],"technology":[17],"(Leobandung,":[18],"2005),":[19],"is":[20,25,44],"described.":[21],"A":[22],"key":[23],"feature":[24],"the":[26,29,69],"elimination":[27],"of":[28,41,51,71,102],"traditional":[30],"sense":[31,72],"amplifier":[32],"to":[33,45,85],"reduce":[34],"timing":[35],"design":[37],"complexity.":[38],"The":[39],"focus":[40],"this":[42],"paper":[43],"demonstrate":[46],"memory":[48],"array,":[49],"comprised":[50],"6T":[52],"cells,":[53],"that":[54,62],"can":[55,63],"generate":[56],"near":[57],"\"rail-to-rail\"":[58],"bit-line":[59,78,88],"voltage":[60],"differentials":[61],"be":[64],"driven":[65],"off":[66],"macro":[67],"without":[68],"aid":[70],"amplifiers.":[73],"Therefore,":[74],"short,":[75],"low":[76],"capacitance":[77],"segments":[79],"(or":[80],"sub-arrays)":[81],"are":[82],"cascaded":[83],"together":[84],"form":[86],"larger":[87],"structures,":[89],"achieving":[90],"performance":[91],"density":[93],"goals":[94],"robust":[96],"operation":[97],"over":[98],"wide":[100],"range":[101],"process":[103],"environmental":[105],"conditions.":[106]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}