{"id":"https://openalex.org/W1545239272","doi":"https://doi.org/10.1109/esscir.2005.1541589","title":"Fast AFC technique using a code estimation and binary search algorithm for wideband frequency synthesis","display_name":"Fast AFC technique using a code estimation and binary search algorithm for wideband frequency synthesis","publication_year":2005,"publication_date":"2005-12-10","ids":{"openalex":"https://openalex.org/W1545239272","doi":"https://doi.org/10.1109/esscir.2005.1541589","mag":"1545239272"},"language":"en","primary_location":{"id":"doi:10.1109/esscir.2005.1541589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscir.2005.1541589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016146037","display_name":"Kun-Seok Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kun-Seok Lee","raw_affiliation_strings":["Samsung Electronics Limited, Kyunggi, South Korea","Samsung Electron., Yongin, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Samsung Electronics Limited, Kyunggi, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Samsung Electron., Yongin, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054026853","display_name":"Eun-yung Sung","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Eun-Yung Sung","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101882326","display_name":"In-Chul Hwang","orcid":"https://orcid.org/0000-0002-0045-9984"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"In-Chul Hwang","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5036392653","display_name":"Byeong-Ha Park","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Byeong-Ha Park","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7269,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.71986816,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"39","issue":null,"first_page":"181","last_page":"184"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9894000291824341,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.8661775588989258},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.8051000237464905},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.7317854166030884},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7024293541908264},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.6079209446907043},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.549132764339447},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5278297066688538},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.524621844291687},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5085116624832153},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4477366507053375},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.42998605966567993},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36192595958709717},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.33462977409362793},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.3150714933872223},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2593076825141907},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2565785050392151},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16986286640167236},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.11995923519134521}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.8661775588989258},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.8051000237464905},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.7317854166030884},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7024293541908264},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.6079209446907043},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.549132764339447},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5278297066688538},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.524621844291687},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5085116624832153},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4477366507053375},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.42998605966567993},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36192595958709717},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.33462977409362793},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.3150714933872223},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2593076825141907},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2565785050392151},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16986286640167236},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.11995923519134521},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscir.2005.1541589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscir.2005.1541589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Reduced inequalities","id":"https://metadata.un.org/sdg/10","score":0.6399999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2976219355","https://openalex.org/W2089131288","https://openalex.org/W1600405202","https://openalex.org/W1486070987","https://openalex.org/W3064661991","https://openalex.org/W2359366503","https://openalex.org/W2330020385","https://openalex.org/W2371350995","https://openalex.org/W2936029881","https://openalex.org/W2161157531"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"some":[3],"skills":[4],"to":[5,49,69,113,136],"improve":[6],"locking":[7],"property":[8],"in":[9,55,76,108],"wideband":[10],"frequency":[11,17,35,99,149],"synthesizers.":[12],"To":[13],"support":[14],"a":[15,20,42,67],"wide":[16],"range":[18,150],"with":[19,78,101,127,142],"single":[21],"on-chip":[22,103],"voltage":[23],"controlled":[24],"oscillator":[25],"(VCO)":[26],"without":[27],"deteriorating":[28],"lock":[29,132],"time,":[30],"we":[31],"introduce":[32],"an":[33,102],"adaptive":[34],"calibration":[36],"(AFC)":[37],"technique,":[38],"which":[39,65],"is":[40,66],"using":[41],"code":[43,73],"estimation":[44],"and":[45,130],"binary":[46],"search":[47],"algorithm":[48],"reduce":[50],"the":[51,62,79,84,115],"number":[52],"of":[53],"comparisons":[54],"AFC":[56,72,125],"mode.":[57,96],"In":[58],"addition,":[59],"by":[60],"varying":[61],"threshold":[63],"frequency,":[64,83],"criterion":[68],"discriminate":[70],"one":[71],"from":[74],"others,":[75],"accordance":[77],"requested":[80],"VCO":[81,105],"output":[82],"unnecessary":[85],"transition":[86],"time":[87,126,133],"can":[88],"be":[89,137],"reduced":[90],"during":[91],"phase-locked":[92],"loop":[93,146],"(PLL)":[94],"settling":[95],"A":[97],"fractional-N":[98],"synthesizer":[100],"LC":[104],"was":[106,134,151],"implemented":[107],"0.18-/spl":[109],"mu/m":[110],"CMOS":[111],"technology":[112],"verify":[114],"performance.":[116],"The":[117,148],"measurement":[118],"results":[119],"showed":[120],"less":[121,138],"than":[122,139,153],"35-/spl":[123],"mu/s":[124,141],"5-bit":[128],"AFC,":[129],"total":[131],"found":[135],"65-/spl":[140],"30":[143],"KHz":[144],"PLL":[145],"bandwidth.":[147],"more":[152],"400":[154],"MHz.":[155]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}