{"id":"https://openalex.org/W1486578421","doi":"https://doi.org/10.1109/esscir.2004.1356721","title":"A low-swing single-ended L1 cache bus technique for sub-90nm technologies","display_name":"A low-swing single-ended L1 cache bus technique for sub-90nm technologies","publication_year":2004,"publication_date":"2004-11-22","ids":{"openalex":"https://openalex.org/W1486578421","doi":"https://doi.org/10.1109/esscir.2004.1356721","mag":"1486578421"},"language":"en","primary_location":{"id":"doi:10.1109/esscir.2004.1356721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscir.2004.1356721","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th European Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069795951","display_name":"Peter Caputa","orcid":null},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"P. Caputa","raw_affiliation_strings":["Electronic Devices, Link\u00f6ping University, Link\u00f6ping, SWEDEN"],"affiliations":[{"raw_affiliation_string":"Electronic Devices, Link\u00f6ping University, Link\u00f6ping, SWEDEN","institution_ids":["https://openalex.org/I102134673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052106795","display_name":"Mark Anders","orcid":"https://orcid.org/0000-0001-5748-8420"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.A. Anders","raw_affiliation_strings":["Intel Corporation, Circuits Research Labs, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuits Research Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112517037","display_name":"C. Svensson","orcid":null},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"C. Svensson","raw_affiliation_strings":["Electronic Devices, Link\u00f6ping University, Link\u00f6ping, SWEDEN"],"affiliations":[{"raw_affiliation_string":"Electronic Devices, Link\u00f6ping University, Link\u00f6ping, SWEDEN","institution_ids":["https://openalex.org/I102134673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.K. Krishnamurthy","raw_affiliation_strings":["Intel Corporation, Circuits Research Labs, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuits Research Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112875487","display_name":"Shekhar Borkar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Borkar","raw_affiliation_strings":["Intel Corporation, Circuits Research Labs, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuits Research Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5069795951"],"corresponding_institution_ids":["https://openalex.org/I102134673"],"apc_list":null,"apc_paid":null,"fwci":0.3292,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.58885703,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"475","last_page":"477"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6897904872894287},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.6567717790603638},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6364347338676453},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5875336527824402},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5506328344345093},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5440307259559631},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46005600690841675},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3616190254688263},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.356792151927948},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34390896558761597},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19734323024749756},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1852063238620758},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1374644637107849}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6897904872894287},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.6567717790603638},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6364347338676453},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5875336527824402},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5506328344345093},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5440307259559631},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46005600690841675},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3616190254688263},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.356792151927948},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34390896558761597},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19734323024749756},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1852063238620758},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1374644637107849},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscir.2004.1356721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscir.2004.1356721","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th European Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2106933609","https://openalex.org/W2120149280","https://openalex.org/W2148046127","https://openalex.org/W2148720570"],"related_works":["https://openalex.org/W2360051520","https://openalex.org/W2798244654","https://openalex.org/W34871393","https://openalex.org/W3168108534","https://openalex.org/W1486689224","https://openalex.org/W2094697992","https://openalex.org/W4229574949","https://openalex.org/W2368813785","https://openalex.org/W842509023","https://openalex.org/W2066207412"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,29,86],"3.3":[4,47],"GHz":[5,83],"low-swing":[6],"single-ended":[7],"L1":[8],"cache":[9,72],"bus":[10,73],"in":[11],"1.2":[12,53],"V,":[13],"90":[14],"nm":[15],"dual-Vt":[16],"CMOS":[17],"technology.":[18],"Accurate":[19],"RLCK-modeling":[20],"of":[21,36],"the":[22],"interconnect":[23],"topology":[24],"has":[25],"been":[26],"conducted":[27],"using":[28],"3D":[30],"field":[31],"solver.":[32],"A":[33],"signal-swing":[34],"reduction":[35,63],"25%":[37],"and":[38,55,60],"efficient":[39],"sense":[40],"amplifier-based":[41],"receiver":[42],"are":[43],"employed":[44],"to":[45,81],"reach":[46],"GHz,":[48],"2.24":[49],"mW":[50],"operation":[51],"at":[52],"V":[54],"110/spl":[56],"deg/C.":[57],"70%":[58],"energy":[59],"54%":[61,87],"peak-current":[62],"is":[64,77],"achieved":[65],"over":[66],"an":[67],"optimized":[68],"high-performance":[69],"conventional":[70],"dynamic":[71],"scheme.":[74],"The":[75],"design":[76],"fully":[78],"functional":[79],"up":[80],"6.1":[82],"operating-frequency":[84],"with":[85],"eye":[88],"opening.":[89]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}