{"id":"https://openalex.org/W1486735757","doi":"https://doi.org/10.1109/esscir.2004.1356695","title":"A low jitter triple-band digital LC PLL in 130nm CMOS","display_name":"A low jitter triple-band digital LC PLL in 130nm CMOS","publication_year":2004,"publication_date":"2004-11-22","ids":{"openalex":"https://openalex.org/W1486735757","doi":"https://doi.org/10.1109/esscir.2004.1356695","mag":"1486735757"},"language":"en","primary_location":{"id":"doi:10.1109/esscir.2004.1356695","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscir.2004.1356695","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th European Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111819598","display_name":"Nicola Da Dalt","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"N. Da Dalt","raw_affiliation_strings":["Infineon Technologies Austria AG, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies Austria AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080349939","display_name":"Edwin Thaller","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"E. Thaller","raw_affiliation_strings":["Infineon Technologies Austria AG, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies Austria AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054315012","display_name":"Peter Gregorius","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"P. Gregorius","raw_affiliation_strings":["Infineon Technologies, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073020867","display_name":"L. Gazsi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"L. Gazsi","raw_affiliation_strings":["Infineon Technologies Austria AG, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies Austria AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5111819598"],"corresponding_institution_ids":["https://openalex.org/I4210131793"],"apc_list":null,"apc_paid":null,"fwci":1.3166,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.79201064,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"371","last_page":"374"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9219506978988647},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8372297883033752},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.820850133895874},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.7156654596328735},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5868988633155823},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5036527514457703},{"id":"https://openalex.org/keywords/electronic-oscillator","display_name":"Electronic oscillator","score":0.4849996268749237},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4402415156364441},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3681931495666504},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33409005403518677},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.3291560411453247}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9219506978988647},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8372297883033752},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.820850133895874},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.7156654596328735},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5868988633155823},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5036527514457703},{"id":"https://openalex.org/C184492301","wikidata":"https://www.wikidata.org/wiki/Q249997","display_name":"Electronic oscillator","level":4,"score":0.4849996268749237},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4402415156364441},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3681931495666504},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33409005403518677},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.3291560411453247},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscir.2004.1356695","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscir.2004.1356695","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 30th European Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6700000166893005,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1578889014","https://openalex.org/W1994329043","https://openalex.org/W2118048867","https://openalex.org/W2153123737","https://openalex.org/W2154332266","https://openalex.org/W2221085202","https://openalex.org/W6649013843"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W984417604","https://openalex.org/W2498262093","https://openalex.org/W2139484866","https://openalex.org/W2089131288","https://openalex.org/W2188779191","https://openalex.org/W1486070987","https://openalex.org/W1994021281","https://openalex.org/W1600405202","https://openalex.org/W2976219355"],"abstract_inverted_index":{"A":[0],"fully":[1,25],"integrated":[2],"digital":[3,14,26,89,99,118],"LC":[4,32],"PLL":[5,22,71],"for":[6,108],"low":[7,112],"jitter":[8,76,113],"frequency":[9],"synthesis":[10],"in":[11,38,54,95,117],"a":[12,24,29,49,55,111],"standard":[13],"130":[15],"nm":[16],"CMOS":[17,100],"technology":[18],"is":[19],"presented.":[20],"The":[21],"features":[23],"core":[27],"and":[28,45,105],"digitally":[30],"controlled":[31],"oscillator.":[33],"It":[34],"supports":[35],"triple-band":[36],"operation":[37],"multi-GHz":[39],"range":[40],"(2.1":[41],"GHz,":[42],"3.3":[43],"GHz":[44],"4.4":[46],"GHz)":[47],"with":[48,82],"single":[50],"programmable":[51],"coil,":[52],"resulting":[53],"die":[56],"area":[57],"as":[58,60,110],"small":[59],"0.24":[61],"mm/sup":[62],"2/.":[63],"While":[64],"consuming":[65],"16":[66],"mA":[67],"of":[68,77],"current,":[69],"the":[70,83,96],"achieves":[72],"an":[73],"outstanding":[74],"long-term":[75],"640":[78],"fs,":[79],"which":[80],"compares":[81],"most":[84],"advanced":[85],"analog":[86],"PLLs.":[87],"Its":[88],"nature":[90],"makes":[91],"it":[92],"easily":[93],"implementable":[94],"main":[97],"stream":[98],"technologies,":[101],"robust":[102],"against":[103],"noise":[104],"thus":[106],"ideal":[107],"application":[109],"clock":[114],"multiplying":[115],"unit":[116],"intensive":[119],"systems":[120],"on":[121],"chip":[122],"(SoCs).":[123]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
