{"id":"https://openalex.org/W2924371253","doi":"https://doi.org/10.1109/empdp.2019.8671566","title":"A Dynamic Row-Buffer Management Policy for Multimedia Applications","display_name":"A Dynamic Row-Buffer Management Policy for Multimedia Applications","publication_year":2019,"publication_date":"2019-02-01","ids":{"openalex":"https://openalex.org/W2924371253","doi":"https://doi.org/10.1109/empdp.2019.8671566","mag":"2924371253"},"language":"en","primary_location":{"id":"doi:10.1109/empdp.2019.8671566","is_oa":false,"landing_page_url":"https://doi.org/10.1109/empdp.2019.8671566","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 27th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047454317","display_name":"Tareq A. Alawneh","orcid":"https://orcid.org/0000-0002-2400-1599"},"institutions":[{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Tareq A. Alawneh","raw_affiliation_strings":["Institute of Computer Engineering and Microelectronics, Technical University of Berlin, Berlin, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering and Microelectronics, Technical University of Berlin, Berlin, Germany","institution_ids":["https://openalex.org/I4577782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5047454317"],"corresponding_institution_ids":["https://openalex.org/I4577782"],"apc_list":null,"apc_paid":null,"fwci":0.6471,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.57924192,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"5","issue":null,"first_page":"148","last_page":"157"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8378700017929077},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6784440875053406},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6094821691513062},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.6005107760429382},{"id":"https://openalex.org/keywords/page-fault","display_name":"Page fault","score":0.5925546884536743},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5289620757102966},{"id":"https://openalex.org/keywords/demand-paging","display_name":"Demand paging","score":0.4863505959510803},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.47242534160614014},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.46879133582115173},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.44107741117477417},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.44106563925743103},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.44099676609039307},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.42137858271598816},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4182452857494354},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4034885764122009},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38719308376312256},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2906370759010315},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.24568632245063782},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09144100546836853}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8378700017929077},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6784440875053406},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6094821691513062},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6005107760429382},{"id":"https://openalex.org/C193343404","wikidata":"https://www.wikidata.org/wiki/Q1928607","display_name":"Page fault","level":5,"score":0.5925546884536743},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5289620757102966},{"id":"https://openalex.org/C188873839","wikidata":"https://www.wikidata.org/wiki/Q5255045","display_name":"Demand paging","level":5,"score":0.4863505959510803},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.47242534160614014},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.46879133582115173},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.44107741117477417},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.44106563925743103},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.44099676609039307},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.42137858271598816},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4182452857494354},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4034885764122009},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38719308376312256},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2906370759010315},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.24568632245063782},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09144100546836853}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/empdp.2019.8671566","is_oa":false,"landing_page_url":"https://doi.org/10.1109/empdp.2019.8671566","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 27th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6700000166893005,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1498525413","https://openalex.org/W1523192385","https://openalex.org/W1978007292","https://openalex.org/W2026517532","https://openalex.org/W2056200836","https://openalex.org/W2117285153","https://openalex.org/W2128310110","https://openalex.org/W2140980291","https://openalex.org/W2147657366","https://openalex.org/W2256730165","https://openalex.org/W2331766458","https://openalex.org/W2586289894","https://openalex.org/W2768828547","https://openalex.org/W2884848538","https://openalex.org/W4249006057","https://openalex.org/W4285719527","https://openalex.org/W6664672232","https://openalex.org/W6678953495","https://openalex.org/W6681039078"],"related_works":["https://openalex.org/W3008068282","https://openalex.org/W1437641643","https://openalex.org/W2065759842","https://openalex.org/W2185658074","https://openalex.org/W2023569851","https://openalex.org/W4232443537","https://openalex.org/W2930731691","https://openalex.org/W104390747","https://openalex.org/W4254597226","https://openalex.org/W3194276159"],"abstract_inverted_index":{"The":[0,36,74,149,175],"DRAM-based":[1,56],"main":[2,57],"memory":[3,33,58,101,106,137,142,164,173],"performance":[4,10,18],"is":[5,78,115,131],"lagging":[6],"far":[7],"behind":[8],"the":[9,15,30,91,96,105,119,124,128,141,146,155,161,169,196,201,204],"of":[11,19,145,171,191],"modern":[12,23],"processors.":[13],"Achieving":[14],"highest":[16],"possible":[17,98],"memory-bound":[20],"applications":[21],"on":[22,52],"processors":[24],"has":[25,48],"been":[26],"increasingly":[27],"limited":[28],"by":[29,167],"average":[31,99,162,183],"DRAM":[32,53,100,156,163],"access":[34,102,143,165],"latency.":[35],"employed":[37],"page":[38,76,84,113],"policy,":[39,47],"also":[40],"referred":[41],"to":[42,94,121,200],"as":[43],"a":[44,49,82,111],"row-buffer":[45],"management":[46],"significant":[50,182],"impact":[51],"performance.":[54],"Modern":[55],"systems":[59],"have":[60],"mainly":[61],"two-page":[62],"policies;":[63],"Closed":[64],"Page":[65,71],"Autoprecharge":[66],"(CPA)":[67],"policy":[68,77,85,114,126,130],"and":[69,127,159],"Open":[70],"(OP)":[72],"policy.":[73],"optimal":[75],"an":[79],"application-dependent,":[80],"hence":[81],"static":[83],"utilization":[86,158],"may":[87],"not":[88],"always":[89],"be":[90],"perfect":[92],"choice":[93],"provide":[95],"lowest":[97],"latency":[103,166],"for":[104,135],"requests.":[107],"In":[108],"this":[109,179],"paper,":[110],"dynamic":[112],"proposed,":[116],"in":[117,203],"which":[118],"decision":[120],"switch":[122],"between":[123],"OP":[125],"CPA":[129],"made":[132],"at":[133,153],"run-time":[134],"each":[136],"request":[138],"through":[139],"monitoring":[140],"characteristics":[144],"application":[147],"instructions.":[148],"proposed":[150,197],"approach":[151,198],"aims":[152],"improving":[154],"bandwidth":[157],"reducing":[160],"lowering":[168],"number":[170],"time-consuming":[172],"operations.":[174],"results":[176],"obtained":[177],"from":[178],"study":[180],"revealed":[181],"Last":[184],"Level":[185],"Cache":[186],"(LLC)":[187],"miss":[188],"penalty":[189],"reduction":[190],"25.8%":[192],"when":[193],"utilizing":[194],"effectively":[195],"compared":[199],"baseline":[202],"evaluated":[205],"workloads.":[206]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}