{"id":"https://openalex.org/W2166359733","doi":"https://doi.org/10.1109/empdp.2004.1271459","title":"Cooperative software multithreading to enhance utilization of embedded processors for network applications","display_name":"Cooperative software multithreading to enhance utilization of embedded processors for network applications","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2166359733","doi":"https://doi.org/10.1109/empdp.2004.1271459","mag":"2166359733"},"language":"en","primary_location":{"id":"doi:10.1109/empdp.2004.1271459","is_oa":false,"landing_page_url":"https://doi.org/10.1109/empdp.2004.1271459","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"12th Euromicro Conference on Parallel, Distributed and Network-Based Processing, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111901390","display_name":"Carsten Albrecht","orcid":null},"institutions":[{"id":"https://openalex.org/I9341345","display_name":"University of L\u00fcbeck","ror":"https://ror.org/00t3r8h32","country_code":"DE","type":"education","lineage":["https://openalex.org/I9341345"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"C. Albrecht","raw_affiliation_strings":["Institute of Computer Engineering, University of L\u00fcbeck, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering, University of L\u00fcbeck, Germany","institution_ids":["https://openalex.org/I9341345"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031363679","display_name":"Rainer Hagenau","orcid":null},"institutions":[{"id":"https://openalex.org/I9341345","display_name":"University of L\u00fcbeck","ror":"https://ror.org/00t3r8h32","country_code":"DE","type":"education","lineage":["https://openalex.org/I9341345"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Hagenau","raw_affiliation_strings":["Institute of Computer Engineering, University of L\u00fcbeck, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering, University of L\u00fcbeck, Germany","institution_ids":["https://openalex.org/I9341345"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020736372","display_name":"Andreas D\u00f6ring","orcid":"https://orcid.org/0009-0004-2731-8892"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"A. Doring","raw_affiliation_strings":["IBM Zurich Research Laboratory, Ruschlikon, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Zurich Research Laboratory, Ruschlikon, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.824,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.69574894,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2980","issue":null,"first_page":"300","last_page":"307"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.9095863699913025},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.857032835483551},{"id":"https://openalex.org/keywords/simultaneous-multithreading","display_name":"Simultaneous multithreading","score":0.7799016237258911},{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.6025625467300415},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5968485474586487},{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.5343448519706726},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5322316288948059},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5180690288543701},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4695601761341095},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45797061920166016},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.45421066880226135},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4441503584384918},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.43104034662246704},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4134797155857086},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.25097033381462097}],"concepts":[{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.9095863699913025},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.857032835483551},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.7799016237258911},{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.6025625467300415},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5968485474586487},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.5343448519706726},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5322316288948059},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5180690288543701},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4695601761341095},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45797061920166016},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.45421066880226135},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4441503584384918},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.43104034662246704},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4134797155857086},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.25097033381462097},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/empdp.2004.1271459","is_oa":false,"landing_page_url":"https://doi.org/10.1109/empdp.2004.1271459","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"12th Euromicro Conference on Parallel, Distributed and Network-Based Processing, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W14188531","https://openalex.org/W1491178396","https://openalex.org/W1555085681","https://openalex.org/W1590311557","https://openalex.org/W1974591841","https://openalex.org/W2114067856","https://openalex.org/W2124007362","https://openalex.org/W2163715620","https://openalex.org/W2164968189","https://openalex.org/W4246819420"],"related_works":["https://openalex.org/W167851130","https://openalex.org/W1576374553","https://openalex.org/W1995705225","https://openalex.org/W2133675875","https://openalex.org/W2184902834","https://openalex.org/W2156983793","https://openalex.org/W2166359733","https://openalex.org/W2110105483","https://openalex.org/W2101149395","https://openalex.org/W2032863711"],"abstract_inverted_index":{"Multithreading":[0],"is":[1,74],"an":[2,112],"efficient":[3,36],"way":[4],"to":[5,23,76,96,133,142],"improve":[6,97],"efficiency":[7],"of":[8,43,80,93,104,124,138,147],"processor":[9,24,98],"cores":[10,25],"in":[11],"embedded":[12],"products":[13],"for":[14,29,35,54,114],"networking":[15],"infrastructures.":[16],"To":[17],"make":[18],"such":[19,67],"improvements":[20],"also":[21],"accessible":[22],"without":[26],"hardware":[27],"support":[28],"multithreading,":[30],"we":[31],"present":[32,108],"a":[33,125,139],"concept":[34],"software":[37,94],"multithreading":[38,56,95],"through":[39],"compiler":[40,65],"post-pass":[41],"optimization":[42],"the":[44,52,78,91,102,115,122,135,148],"application":[45,128],"code.":[46],"Our":[47],"approach":[48],"aims":[49],"at":[50,59],"reducing":[51],"overhead":[53],"cooperative":[55],"context":[57,140],"switches":[58],"compile":[60],"time":[61],"by":[62,83,100,111],"using":[63,121],"standard":[64],"techniques":[66],"as":[68,143,145],"context-insensitive":[69],"analysis.":[70],"Additionally,":[71],"register":[72],"usage":[73],"rearranged":[75],"reduce":[77,134],"amount":[79],"context-switch":[81],"code":[82,123],"exploiting":[84],"multiple-load/store":[85],"instructions.":[86],"Performance":[87],"model":[88],"analysis":[89],"encourages":[90],"use":[92],"utilization":[99],"showing":[101],"benefit":[103],"our":[105],"approach.":[106],"We":[107,130],"results":[109],"obtained":[110],"implementation":[113],"PowerPC":[116],"ISA":[117],"(Instruction":[118],"Set":[119],"Architecture)":[120],"real":[126],"network":[127],"(iSCSI).":[129],"were":[131],"able":[132],"expected":[136],"run-time":[137],"switch":[141],"little":[144],"38%":[146],"original.":[149]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}