{"id":"https://openalex.org/W2117316122","doi":"https://doi.org/10.1109/empdp.2003.1183612","title":"A parallel evolutionary algorithm for circuit partitioning","display_name":"A parallel evolutionary algorithm for circuit partitioning","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2117316122","doi":"https://doi.org/10.1109/empdp.2003.1183612","mag":"2117316122"},"language":"en","primary_location":{"id":"doi:10.1109/empdp.2003.1183612","is_oa":false,"landing_page_url":"https://doi.org/10.1109/empdp.2003.1183612","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Eleventh Euromicro Conference on Parallel, Distributed and Network-Based Processing, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007372393","display_name":"Ra\u00fal Ba\u00f1os","orcid":"https://orcid.org/0000-0001-7844-4902"},"institutions":[{"id":"https://openalex.org/I52354020","display_name":"University of Almer\u00eda","ror":"https://ror.org/003d3xx08","country_code":"ES","type":"education","lineage":["https://openalex.org/I52354020"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"R. Banos","raw_affiliation_strings":["Departamento de Arquitectura de Computadores y Electronica, Universidad de Almer\u00eda, Almeria, Spain"],"affiliations":[{"raw_affiliation_string":"Departamento de Arquitectura de Computadores y Electronica, Universidad de Almer\u00eda, Almeria, Spain","institution_ids":["https://openalex.org/I52354020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015164752","display_name":"C. Gil","orcid":"https://orcid.org/0000-0001-8663-8395"},"institutions":[{"id":"https://openalex.org/I52354020","display_name":"University of Almer\u00eda","ror":"https://ror.org/003d3xx08","country_code":"ES","type":"education","lineage":["https://openalex.org/I52354020"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"C. Gil","raw_affiliation_strings":["Departamento de Arquitectura de Computadores y Electronica, Universidad de Almer\u00eda, Almeria, Spain"],"affiliations":[{"raw_affiliation_string":"Departamento de Arquitectura de Computadores y Electronica, Universidad de Almer\u00eda, Almeria, Spain","institution_ids":["https://openalex.org/I52354020"]}]},{"author_position":"middle","author":{"id":null,"display_name":"M.G. Montoya","orcid":null},"institutions":[{"id":"https://openalex.org/I173304897","display_name":"Universidad de Granada","ror":"https://ror.org/04njjy449","country_code":"ES","type":"education","lineage":["https://openalex.org/I173304897"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M.G. Montoya","raw_affiliation_strings":["Departamento de Arquitectura y Tecnologia de Computadores, Universidad de Granada, Granada, Spain"],"affiliations":[{"raw_affiliation_string":"Departamento de Arquitectura y Tecnologia de Computadores, Universidad de Granada, Granada, Spain","institution_ids":["https://openalex.org/I173304897"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048434210","display_name":"Julio Ortega","orcid":"https://orcid.org/0000-0002-2998-220X"},"institutions":[{"id":"https://openalex.org/I52354020","display_name":"University of Almer\u00eda","ror":"https://ror.org/003d3xx08","country_code":"ES","type":"education","lineage":["https://openalex.org/I52354020"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Ortega","raw_affiliation_strings":["Departamento de Arquitectura de Computadores y Electronica, Universidad de Almer\u00eda, Almeria, Spain"],"affiliations":[{"raw_affiliation_string":"Departamento de Arquitectura de Computadores y Electronica, Universidad de Almer\u00eda, Almeria, Spain","institution_ids":["https://openalex.org/I52354020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5007372393"],"corresponding_institution_ids":["https://openalex.org/I52354020"],"apc_list":null,"apc_paid":null,"fwci":1.0625,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.78877471,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"48","issue":null,"first_page":"365","last_page":"371"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7466179132461548},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6274504065513611},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5904706716537476},{"id":"https://openalex.org/keywords/parallel-algorithm","display_name":"Parallel algorithm","score":0.5644851326942444},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5556516051292419},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5289162397384644},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5133499503135681},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.503490149974823},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4206928014755249},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.4102644920349121}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7466179132461548},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6274504065513611},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5904706716537476},{"id":"https://openalex.org/C120373497","wikidata":"https://www.wikidata.org/wiki/Q1087987","display_name":"Parallel algorithm","level":2,"score":0.5644851326942444},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5556516051292419},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5289162397384644},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5133499503135681},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.503490149974823},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4206928014755249},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.4102644920349121},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/empdp.2003.1183612","is_oa":false,"landing_page_url":"https://doi.org/10.1109/empdp.2003.1183612","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Eleventh Euromicro Conference on Parallel, Distributed and Network-Based Processing, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1036195498","https://openalex.org/W1509342228","https://openalex.org/W1514439880","https://openalex.org/W1553069021","https://openalex.org/W1577149024","https://openalex.org/W1813030236","https://openalex.org/W1817996156","https://openalex.org/W1982647060","https://openalex.org/W1984283136","https://openalex.org/W1994131066","https://openalex.org/W2004951603","https://openalex.org/W2011039300","https://openalex.org/W2054583871","https://openalex.org/W2075454307","https://openalex.org/W2077240465","https://openalex.org/W2088368893","https://openalex.org/W2095117703","https://openalex.org/W2106978190","https://openalex.org/W2118953734","https://openalex.org/W2126693329","https://openalex.org/W2134954564","https://openalex.org/W2145374351","https://openalex.org/W2153873308","https://openalex.org/W2161455936","https://openalex.org/W2170642360","https://openalex.org/W2339500526","https://openalex.org/W2476096155","https://openalex.org/W4255476700","https://openalex.org/W4285719527","https://openalex.org/W6674354551","https://openalex.org/W6677275879","https://openalex.org/W6703727622"],"related_works":["https://openalex.org/W2169318242","https://openalex.org/W2212452484","https://openalex.org/W1926811146","https://openalex.org/W4235877914","https://openalex.org/W2536364336","https://openalex.org/W2357113990","https://openalex.org/W2069977975","https://openalex.org/W2366284310","https://openalex.org/W2162430427","https://openalex.org/W59885310"],"abstract_inverted_index":{"As":[0],"general-purpose":[1],"parallel":[2,17,105,115],"computers":[3],"are":[4,93],"increasingly":[5],"being":[6],"used":[7],"to":[8,69,81],"speed":[9],"up":[10],"different":[11],"VLSI":[12],"applications,":[13],"the":[14,42,57,62,66,91,95,102,124,128],"development":[15],"of":[16,33,39,59,104],"algorithms":[18,75],"for":[19,118],"circuit":[20,43,51,119],"testing,":[21],"logic":[22],"minimization":[23],"and":[24,64],"simulation,":[25],"HDL-based":[26],"synthesis,":[27],"etc.":[28],"is":[29,87,97,134],"currently":[30],"a":[31,50,114],"field":[32],"increasing":[34],"research":[35],"activity.":[36],"In":[37,99],"some":[38],"these":[40,100],"applications":[41],"partitioning":[44],"problem":[45,96],"occurs.":[46],"That":[47],"implies":[48],"dividing":[49],"into":[52],"non-overlapping":[53],"subcircuits":[54],"while":[55],"minimizing":[56],"number":[58],"cuts":[60],"after":[61],"division":[63],"balancing":[65],"load":[67],"associated":[68],"each":[70],"one.":[71],"Very":[72],"effective":[73,136],"heuristic":[74],"have":[76],"been":[77],"developed":[78],"in":[79],"order":[80],"solve":[82],"this":[83],"problem,":[84],"but":[85],"it":[86],"unknown":[88],"how":[89],"good":[90],"partitions":[92],"since":[94],"NP-complete.":[98],"cases":[101],"use":[103],"processing":[106],"can":[107],"be":[108],"very":[109],"useful.":[110],"This":[111],"paper":[112],"describes":[113],"evolutionary":[116],"algorithm":[117],"partitioning,":[120],"where":[121],"parallelism":[122],"improves":[123],"solutions":[125],"found":[126],"by":[127],"corresponding":[129],"sequential":[130],"algorithm,":[131],"which":[132],"indeed":[133],"quite":[135],"compared":[137],"with":[138],"other":[139],"previously":[140],"proposed":[141],"procedures.":[142]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}