{"id":"https://openalex.org/W2161520783","doi":"https://doi.org/10.1109/empdp.2003.1183566","title":"An accelerator for double precision floating point operations","display_name":"An accelerator for double precision floating point operations","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2161520783","doi":"https://doi.org/10.1109/empdp.2003.1183566","mag":"2161520783"},"language":"en","primary_location":{"id":"doi:10.1109/empdp.2003.1183566","is_oa":false,"landing_page_url":"https://doi.org/10.1109/empdp.2003.1183566","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Eleventh Euromicro Conference on Parallel, Distributed and Network-Based Processing, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085899182","display_name":"Giovanni Danese","orcid":"https://orcid.org/0000-0002-4411-681X"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Danese","raw_affiliation_strings":["Dip di Informatica e Sistemistica, Universit\u00e0 di Pavia, Pavia, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dip di Informatica e Sistemistica, Universit\u00e0 di Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031613764","display_name":"L. De Lotto","orcid":null},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. De Lotto","raw_affiliation_strings":["Dip di Informatica e Sistemistica, Universit\u00e0 di Pavia, Pavia, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dip di Informatica e Sistemistica, Universit\u00e0 di Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089394950","display_name":"Francesco Leporati","orcid":"https://orcid.org/0000-0003-2901-4935"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Leporati","raw_affiliation_strings":["Dip di Informatica e Sistemistica, Universit\u00e0 di Pavia, Pavia, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dip di Informatica e Sistemistica, Universit\u00e0 di Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089181553","display_name":"M. Scaricabarozzi","orcid":null},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Scaricabarozzi","raw_affiliation_strings":["Dip di Informatica e Sistemistica, Universit\u00e0 di Pavia, Pavia, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dip di Informatica e Sistemistica, Universit\u00e0 di Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059850236","display_name":"A. Spelgatti","orcid":null},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Spelgatti","raw_affiliation_strings":["Dip di Informatica e Sistemistica, Universit\u00e0 di Pavia, Pavia, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dip di Informatica e Sistemistica, Universit\u00e0 di Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I25217355"],"apc_list":null,"apc_paid":null,"fwci":1.4558,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.83118061,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"21","issue":null,"first_page":"57","last_page":"63"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/double-precision-floating-point-format","display_name":"Double-precision floating-point format","score":0.8748738765716553},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.7719647288322449},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7527964115142822},{"id":"https://openalex.org/keywords/single-precision-floating-point-format","display_name":"Single-precision floating-point format","score":0.7059842348098755},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.6305162906646729},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.5734127163887024},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5581957697868347},{"id":"https://openalex.org/keywords/workstation","display_name":"Workstation","score":0.5277455449104309},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4830937385559082},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.4627779424190521},{"id":"https://openalex.org/keywords/motherboard","display_name":"Motherboard","score":0.4564826488494873},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.4429877996444702},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4420817792415619},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41932421922683716},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3675881624221802},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27534550428390503}],"concepts":[{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.8748738765716553},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.7719647288322449},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7527964115142822},{"id":"https://openalex.org/C133095886","wikidata":"https://www.wikidata.org/wiki/Q1307173","display_name":"Single-precision floating-point format","level":3,"score":0.7059842348098755},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.6305162906646729},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.5734127163887024},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5581957697868347},{"id":"https://openalex.org/C67953723","wikidata":"https://www.wikidata.org/wiki/Q192525","display_name":"Workstation","level":2,"score":0.5277455449104309},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4830937385559082},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.4627779424190521},{"id":"https://openalex.org/C2777697265","wikidata":"https://www.wikidata.org/wiki/Q4321","display_name":"Motherboard","level":2,"score":0.4564826488494873},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.4429877996444702},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4420817792415619},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41932421922683716},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3675881624221802},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27534550428390503},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/empdp.2003.1183566","is_oa":false,"landing_page_url":"https://doi.org/10.1109/empdp.2003.1183566","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Eleventh Euromicro Conference on Parallel, Distributed and Network-Based Processing, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2009748327","https://openalex.org/W2015407562","https://openalex.org/W2019443861","https://openalex.org/W2026981680","https://openalex.org/W2087744586","https://openalex.org/W2160035739"],"related_works":["https://openalex.org/W2384124658","https://openalex.org/W3150370983","https://openalex.org/W2239119680","https://openalex.org/W3022016791","https://openalex.org/W1638830944","https://openalex.org/W2062066188","https://openalex.org/W3214910827","https://openalex.org/W2963207152","https://openalex.org/W2265064666","https://openalex.org/W3211416786"],"abstract_inverted_index":{"We":[0],"describe":[1],"DPFPA":[2],"(double":[3],"precision":[4,29,40],"floating":[5,30,41],"point":[6,31,42],"accelerator)":[7],"an":[8],"FPGA":[9],"based":[10,36,120],"coprocessor":[11,34],"interfaced":[12],"to":[13,23,103,114],"the":[14,17,25,99,115],"CPU":[15,119],"through":[16],"PCI":[18],"bus;":[19],"it":[20],"is":[21,35,53],"conceived":[22],"accelerate":[24],"evaluation":[26],"of":[27,55,72,77],"double":[28,39],"operations.":[32],"This":[33],"on":[37,117],"two":[38],"units:":[43],"a":[44,48,56,64,70,83,109],"pipelined":[45,49],"adder":[46],"and":[47,62,95],"multiplier.":[50],"The":[51],"work":[52],"part":[54],"global":[57],"project":[58],"aimed":[59],"at":[60,87,97],"designing":[61],"building":[63],"parallel":[65],"system":[66],"made":[67],"up":[68],"by":[69],"cluster":[71],"accelerated":[73],"workstations.":[74],"First":[75],"estimations":[76],"performance":[78],"have":[79],"been":[80],"obtained,":[81],"using":[82],"similar":[84],"board":[85],"developed":[86],"Fermilab":[88],"(Batavia,":[89],"IL)":[90],"with":[91,101,112],"less":[92],"recent":[93],"components":[94],"working":[96],"half":[98],"frequency":[100],"respect":[102,113],"DPFPA.":[104],"Even":[105],"in":[106],"this":[107],"case,":[108],"substantial":[110],"acceleration":[111],"execution":[116],"Intel's":[118],"motherboard":[121],"was":[122],"observed.":[123]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}