{"id":"https://openalex.org/W2213749515","doi":"https://doi.org/10.1109/emccompo.2015.7358332","title":"Methodology for interference analysis during early design stages of high-performance mixed-signal ICs","display_name":"Methodology for interference analysis during early design stages of high-performance mixed-signal ICs","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2213749515","doi":"https://doi.org/10.1109/emccompo.2015.7358332","mag":"2213749515"},"language":"en","primary_location":{"id":"doi:10.1109/emccompo.2015.7358332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/emccompo.2015.7358332","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 10th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075492276","display_name":"Sergei Kapora","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sergei Kapora","raw_affiliation_strings":["NXP Semiconductors N.V Eindhoven"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors N.V Eindhoven","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064717122","display_name":"Marcel Hanssen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Marcel Hanssen","raw_affiliation_strings":["NXP Semiconductors N.V Eindhoven"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors N.V Eindhoven","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049782527","display_name":"J. Niehof","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jan Niehof","raw_affiliation_strings":["NXP Semiconductors N.V Eindhoven"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors N.V Eindhoven","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071845683","display_name":"Quino Sandifort","orcid":"https://orcid.org/0000-0003-4099-4153"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Quino Sandifort","raw_affiliation_strings":["Nijmegan the Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nijmegan the Netherlands","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8033,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.7730311,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"67","last_page":"71"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8580019474029541},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6247812509536743},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6160902976989746},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5900142192840576},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5746742486953735},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5713149309158325},{"id":"https://openalex.org/keywords/interference","display_name":"Interference (communication)","score":0.5533334612846375},{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.539412796497345},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5296276211738586},{"id":"https://openalex.org/keywords/coupling","display_name":"Coupling (piping)","score":0.5248789191246033},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.49451205134391785},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4875194728374481},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.48113858699798584},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4777792692184448},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.46613046526908875},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4483184814453125},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4357690215110779},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4328826367855072},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2659614384174347},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21882295608520508},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13542068004608154},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09134376049041748}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8580019474029541},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6247812509536743},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6160902976989746},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5900142192840576},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5746742486953735},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5713149309158325},{"id":"https://openalex.org/C32022120","wikidata":"https://www.wikidata.org/wiki/Q797225","display_name":"Interference (communication)","level":3,"score":0.5533334612846375},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.539412796497345},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5296276211738586},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.5248789191246033},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.49451205134391785},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4875194728374481},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.48113858699798584},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4777792692184448},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.46613046526908875},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4483184814453125},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4357690215110779},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4328826367855072},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2659614384174347},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21882295608520508},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13542068004608154},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09134376049041748},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/emccompo.2015.7358332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/emccompo.2015.7358332","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 10th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1484119988","https://openalex.org/W1522588030","https://openalex.org/W2066113258","https://openalex.org/W2151965206","https://openalex.org/W2539517010","https://openalex.org/W4250936563","https://openalex.org/W6631284653","https://openalex.org/W6682036308"],"related_works":["https://openalex.org/W3010631755","https://openalex.org/W2783276420","https://openalex.org/W2186482337","https://openalex.org/W4249576260","https://openalex.org/W2781601456","https://openalex.org/W2115502122","https://openalex.org/W4321510758","https://openalex.org/W2138401961","https://openalex.org/W2353155791","https://openalex.org/W2143611918"],"abstract_inverted_index":{"A":[0],"simulation":[1],"methodology":[2,77],"to":[3,70],"predict":[4],"and":[5,32,45,51,72,84],"mitigate":[6],"interferences":[7],"between":[8],"different":[9,56],"subsystems":[10],"in":[11,89],"complex":[12],"mixed-signal":[13],"system-on-chip":[14],"ICs":[15],"at":[16],"the":[17,29,36,43,52,90],"early":[18],"stages":[19],"of":[20,28,35,42,55,64,93],"a":[21,62],"design":[22,46,91],"project":[23],"is":[24,68],"presented.":[25],"Different":[26],"aspects":[27],"analysis":[30],"flow":[31],"abstraction":[33],"levels":[34],"models":[37],"are":[38,59],"discussed.":[39],"The":[40,76],"impact":[41],"floorplan":[44],"choices":[47],"on":[48,61],"circuit":[49],"performance":[50],"relative":[53],"contribution":[54],"coupling":[57,74],"mechanisms":[58],"shown":[60],"number":[63],"examples.":[65],"Special":[66],"attention":[67],"paid":[69],"on-chip":[71],"package":[73],"effects.":[75],"has":[78,85],"been":[79,86],"validated":[80],"with":[81],"silicon":[82],"measurements":[83],"successfully":[87],"applied":[88],"process":[92],"NXP":[94],"products.":[95]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}