{"id":"https://openalex.org/W2759110286","doi":"https://doi.org/10.1109/eit.2017.8053393","title":"Analysis of library functions for FPGA compute accelerators","display_name":"Analysis of library functions for FPGA compute accelerators","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2759110286","doi":"https://doi.org/10.1109/eit.2017.8053393","mag":"2759110286"},"language":"en","primary_location":{"id":"doi:10.1109/eit.2017.8053393","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eit.2017.8053393","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Conference on Electro Information Technology (EIT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021015655","display_name":"Spenser Gilliland","orcid":null},"institutions":[{"id":"https://openalex.org/I180949307","display_name":"Illinois Institute of Technology","ror":"https://ror.org/037t3ry66","country_code":"US","type":"education","lineage":["https://openalex.org/I180949307"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Spenser Gilliland","raw_affiliation_strings":["Illinois Institute of Technology, Chicago, Illinois"],"affiliations":[{"raw_affiliation_string":"Illinois Institute of Technology, Chicago, Illinois","institution_ids":["https://openalex.org/I180949307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018536803","display_name":"Jafar Saniie","orcid":"https://orcid.org/0000-0002-2655-6950"},"institutions":[{"id":"https://openalex.org/I180949307","display_name":"Illinois Institute of Technology","ror":"https://ror.org/037t3ry66","country_code":"US","type":"education","lineage":["https://openalex.org/I180949307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jafar Saniie","raw_affiliation_strings":["Illinois Institute of Technology, Chicago, Illinois"],"affiliations":[{"raw_affiliation_string":"Illinois Institute of Technology, Chicago, Illinois","institution_ids":["https://openalex.org/I180949307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089528766","display_name":"Fernando Martinez Vallina","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fernando Martinez Vallina","raw_affiliation_strings":["Xilinx Inc, San Jose, California"],"affiliations":[{"raw_affiliation_string":"Xilinx Inc, San Jose, California","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5021015655"],"corresponding_institution_ids":["https://openalex.org/I180949307"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14156447,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"394","last_page":"397"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.826660692691803},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8007028102874756},{"id":"https://openalex.org/keywords/firmware","display_name":"Firmware","score":0.740422248840332},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6250559687614441},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5886244773864746},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5848777294158936},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5511012077331543},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4637606143951416},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.46087270975112915},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.43695637583732605},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35082942247390747},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3256227374076843},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0781669020652771}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.826660692691803},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8007028102874756},{"id":"https://openalex.org/C67212190","wikidata":"https://www.wikidata.org/wiki/Q104851","display_name":"Firmware","level":2,"score":0.740422248840332},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6250559687614441},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5886244773864746},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5848777294158936},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5511012077331543},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4637606143951416},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.46087270975112915},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.43695637583732605},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35082942247390747},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3256227374076843},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0781669020652771},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/eit.2017.8053393","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eit.2017.8053393","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Conference on Electro Information Technology (EIT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2044829853","https://openalex.org/W2085592465","https://openalex.org/W2166029537","https://openalex.org/W2399715892","https://openalex.org/W2483849769","https://openalex.org/W2518640795","https://openalex.org/W2563538317","https://openalex.org/W2589329959"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W4297665406","https://openalex.org/W2749962643","https://openalex.org/W2387264083","https://openalex.org/W2390807153","https://openalex.org/W2604877941"],"abstract_inverted_index":{"As":[0],"FPGAs":[1],"have":[2],"grown":[3],"ever":[4],"larger,":[5],"there":[6],"has":[7,68],"been":[8],"a":[9,71,117],"shift":[10],"in":[11,14,31,49,70,73,110],"the":[12,44,55,93,97,107,111],"manner":[13],"which":[15],"they":[16],"are":[17,58],"programmed.":[18],"Early":[19],"on,":[20],"it":[21],"was":[22],"typical":[23],"for":[24],"designers":[25],"to":[26,64,119],"design":[27,41],"all":[28],"FPGA":[29],"firmware":[30],"house":[32],"using":[33],"VHDL":[34],"and":[35,91,115],"Verilog.":[36],"This":[37,67,100],"gradually":[38],"shifted":[39],"towards":[40,75],"reuse":[42],"at":[43,54],"IP":[45,56],"Core":[46],"Level.":[47],"However":[48],"modern":[50],"times,":[51],"even":[52],"designs":[53],"level":[57,77],"having":[59],"trouble":[60],"adapting":[61],"quickly":[62],"enough":[63],"customer":[65],"demands.":[66],"resulted":[69],"change":[72],"focus":[74],"higher":[76],"languages":[78],"such":[79],"as":[80],"OpenCL.":[81],"A":[82],"key":[83],"aspect":[84],"of":[85,96,106,123],"OpenCL":[86,112],"is":[87],"it's":[88],"standard":[89,98,113],"library":[90,114,124],"specifically":[92],"math":[94,108],"builtins":[95],"library.":[99],"paper":[101],"performs":[102],"an":[103],"in-depth":[104],"analysis":[105,122],"functions":[109,125],"develops":[116],"framework":[118],"perform":[120],"further":[121],"being":[126],"implemented":[127],"on":[128],"FPGAs.":[129]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}