{"id":"https://openalex.org/W1661984954","doi":"https://doi.org/10.1109/eit.2015.7293410","title":"Optimizing carry-lookahead logic through a comparison of PMOS and NMOS block inversions","display_name":"Optimizing carry-lookahead logic through a comparison of PMOS and NMOS block inversions","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1661984954","doi":"https://doi.org/10.1109/eit.2015.7293410","mag":"1661984954"},"language":"en","primary_location":{"id":"doi:10.1109/eit.2015.7293410","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eit.2015.7293410","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electro/Information Technology (EIT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008260284","display_name":"Mat Binggeli","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Mat Binggeli","raw_affiliation_strings":["National Technical University of Athens","National Technical University Of Athens"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Technical University of Athens","institution_ids":["https://openalex.org/I174458059"]},{"raw_affiliation_string":"National Technical University Of Athens","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031601815","display_name":"Spencer Denton","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Spencer Denton","raw_affiliation_strings":["National Technical University of Athens","National Technical University Of Athens"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Technical University of Athens","institution_ids":["https://openalex.org/I174458059"]},{"raw_affiliation_string":"National Technical University Of Athens","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010525284","display_name":"Naga Spandana Muppaneni","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Naga Spandana Muppaneni","raw_affiliation_strings":["National Technical University of Athens","National Technical University Of Athens"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Technical University of Athens","institution_ids":["https://openalex.org/I174458059"]},{"raw_affiliation_string":"National Technical University Of Athens","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035590592","display_name":"Steve C. Chiu","orcid":"https://orcid.org/0000-0001-9092-9937"},"institutions":[{"id":"https://openalex.org/I122380217","display_name":"Technological Educational Institute of Piraeus","ror":"https://ror.org/00ks0ea23","country_code":"GR","type":"education","lineage":["https://openalex.org/I122380217"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Steve Chiu","raw_affiliation_strings":["Technological Education Institute of Piraeus","[Technological Education Institute of Piraeus]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technological Education Institute of Piraeus","institution_ids":["https://openalex.org/I122380217"]},{"raw_affiliation_string":"[Technological Education Institute of Piraeus]","institution_ids":["https://openalex.org/I122380217"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2008,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.57431219,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"3","issue":null,"first_page":"641","last_page":"646"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9311858415603638},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8928468227386475},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6313881278038025},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5872074961662292},{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.5783858299255371},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.502037763595581},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33541440963745117},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.33417555689811707},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24183055758476257},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1561703383922577},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1549358069896698},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11687988042831421},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11151358485221863},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.10750901699066162},{"id":"https://openalex.org/keywords/business","display_name":"Business","score":0.059513866901397705}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9311858415603638},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8928468227386475},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6313881278038025},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5872074961662292},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.5783858299255371},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.502037763595581},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33541440963745117},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.33417555689811707},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24183055758476257},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1561703383922577},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1549358069896698},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11687988042831421},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11151358485221863},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.10750901699066162},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.059513866901397705},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/eit.2015.7293410","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eit.2015.7293410","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Electro/Information Technology (EIT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1963965124","https://openalex.org/W1976039195","https://openalex.org/W1993589577","https://openalex.org/W2094665651","https://openalex.org/W2096648424","https://openalex.org/W2110627865","https://openalex.org/W2160776998","https://openalex.org/W2168543008","https://openalex.org/W2545252583"],"related_works":["https://openalex.org/W1914349328","https://openalex.org/W2545385022","https://openalex.org/W2126218897","https://openalex.org/W4206333059","https://openalex.org/W1661984954","https://openalex.org/W190245591","https://openalex.org/W2145724084","https://openalex.org/W2478796561","https://openalex.org/W1985921646","https://openalex.org/W2135506101"],"abstract_inverted_index":{"The":[0,102],"fast":[1],"performance":[2,78],"of":[3,32],"a":[4,14,41,107,112],"carry-lookahead":[5],"adder":[6,20,27],"(CLA)":[7],"comes":[8],"from":[9],"the":[10,30,55,68,81,96],"ability":[11],"to":[12,53,60,75,79,94],"input":[13],"carry":[15,34,100],"signal":[16,35],"into":[17,37],"each":[18],"full":[19],"block":[21],"that":[22,47],"depends":[23],"on":[24],"all":[25],"preceding":[26],"blocks.":[28],"While":[29],"translation":[31],"this":[33,44],"logic":[36],"CMOS":[38,84],"transistors":[39,59],"has":[40],"unique":[42],"solution,":[43],"paper":[45],"demonstrates":[46],"there":[48],"are":[49],"four":[50],"different":[51],"ways":[52],"connect":[54],"PMOS":[56],"and":[57,67],"NMOS":[58],"V":[61],"<sub":[62],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[63],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">dd</sub>":[64],",":[65],"ground,":[66],"output.":[69],"Each":[70],"method":[71],"is":[72,88,104],"analyzed":[73],"according":[74],"its":[76],"speed":[77],"find":[80],"most":[82,97],"desirable":[83],"configuration.":[85],"This":[86],"configuration":[87],"further":[89],"improved":[90],"through":[91],"transistor":[92],"sizing":[93],"achieve":[95],"optimized":[98],"CLA":[99],"circuit.":[101],"result":[103],"given":[105],"as":[106,109,111],"schematic,":[108],"well":[110],"stick":[113],"diagram.":[114]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}