{"id":"https://openalex.org/W1997324130","doi":"https://doi.org/10.1109/eit.2014.6871778","title":"Majority logic gate synthesis approaches for post-CMOS logic circuits: A review","display_name":"Majority logic gate synthesis approaches for post-CMOS logic circuits: A review","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W1997324130","doi":"https://doi.org/10.1109/eit.2014.6871778","mag":"1997324130"},"language":"en","primary_location":{"id":"doi:10.1109/eit.2014.6871778","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eit.2014.6871778","pdf_url":null,"source":{"id":"https://openalex.org/S4393918193","display_name":"IEEE International Conference on Electro Information Technology","issn_l":"2154-0357","issn":["2154-0357"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Electro/Information Technology","raw_type":"proceedings-article"},"type":"review","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026391476","display_name":"Srikanth Vemuru","orcid":"https://orcid.org/0000-0002-0623-9691"},"institutions":[{"id":"https://openalex.org/I150722199","display_name":"Ohio Northern University","ror":"https://ror.org/052963a64","country_code":"US","type":"education","lineage":["https://openalex.org/I150722199","https://openalex.org/I4210162304"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srinivasa Vemuru","raw_affiliation_strings":["Department of Electrical & Computer Engineering and Computer Science, Ohio Northern University, Ada, OH, USA","Dept. of Electr. & Comput. Eng. & Comput. Sci., Ohio Northern Univ., Ada, OK, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering and Computer Science, Ohio Northern University, Ada, OH, USA","institution_ids":["https://openalex.org/I150722199"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. & Comput. Sci., Ohio Northern Univ., Ada, OK, USA","institution_ids":["https://openalex.org/I150722199"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100395978","display_name":"Peng Wang","orcid":"https://orcid.org/0000-0002-1328-5784"},"institutions":[{"id":"https://openalex.org/I90871651","display_name":"University of Toledo","ror":"https://ror.org/01pbdzh19","country_code":"US","type":"education","lineage":["https://openalex.org/I90871651"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peng Wang","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Toledo, Toledo, OH, USA","Dept. of Electr. Eng. & Comput. Sci., Univ. of Toledo, Toledo, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Toledo, Toledo, OH, USA","institution_ids":["https://openalex.org/I90871651"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci., Univ. of Toledo, Toledo, OH, USA","institution_ids":["https://openalex.org/I90871651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014613583","display_name":"Mohammed Niamat","orcid":"https://orcid.org/0000-0002-1896-1569"},"institutions":[{"id":"https://openalex.org/I90871651","display_name":"University of Toledo","ror":"https://ror.org/01pbdzh19","country_code":"US","type":"education","lineage":["https://openalex.org/I90871651"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammed Niamat","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Toledo, Toledo, OH, USA","Dept. of Electr. Eng. & Comput. Sci., Univ. of Toledo, Toledo, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Toledo, Toledo, OH, USA","institution_ids":["https://openalex.org/I90871651"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci., Univ. of Toledo, Toledo, OH, USA","institution_ids":["https://openalex.org/I90871651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2963,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.38507463,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"284","last_page":"289"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.7446588277816772},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.7273998260498047},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.711135745048523},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7078310251235962},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5455262064933777},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5431517362594604},{"id":"https://openalex.org/keywords/quantum-dot-cellular-automaton","display_name":"Quantum dot cellular automaton","score":0.49967074394226074},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.49452945590019226},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4832473695278168},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4810069501399994},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.4802853763103485},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4092284142971039},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.40802428126335144},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3572665750980377},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31962576508522034},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20025524497032166},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07216563820838928}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7446588277816772},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.7273998260498047},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.711135745048523},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7078310251235962},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5455262064933777},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5431517362594604},{"id":"https://openalex.org/C116523029","wikidata":"https://www.wikidata.org/wiki/Q7269040","display_name":"Quantum dot cellular automaton","level":3,"score":0.49967074394226074},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.49452945590019226},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4832473695278168},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4810069501399994},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.4802853763103485},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4092284142971039},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.40802428126335144},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3572665750980377},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31962576508522034},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20025524497032166},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07216563820838928}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/eit.2014.6871778","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eit.2014.6871778","pdf_url":null,"source":{"id":"https://openalex.org/S4393918193","display_name":"IEEE International Conference on Electro Information Technology","issn_l":"2154-0357","issn":["2154-0357"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Electro/Information Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W11131113","https://openalex.org/W1511688816","https://openalex.org/W1561050196","https://openalex.org/W2008132364","https://openalex.org/W2059030116","https://openalex.org/W2062265841","https://openalex.org/W2073858544","https://openalex.org/W2073946679","https://openalex.org/W2099144829","https://openalex.org/W2105234435","https://openalex.org/W2111691987","https://openalex.org/W2112508411","https://openalex.org/W2124156360","https://openalex.org/W2128704302","https://openalex.org/W2131023370","https://openalex.org/W2138040286","https://openalex.org/W2154226280","https://openalex.org/W2160210493","https://openalex.org/W2162644552","https://openalex.org/W2164258655","https://openalex.org/W2325345420","https://openalex.org/W2532647131","https://openalex.org/W2535844537","https://openalex.org/W6630623413","https://openalex.org/W6675596664","https://openalex.org/W6679395668","https://openalex.org/W6728646620"],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W3166523576","https://openalex.org/W4390345136","https://openalex.org/W2126467087","https://openalex.org/W2561751396","https://openalex.org/W2291831650","https://openalex.org/W3126644827","https://openalex.org/W2511182472","https://openalex.org/W2747095814","https://openalex.org/W1522300962"],"abstract_inverted_index":{"Majority":[0],"gates":[1,5,56],"are":[2,57],"fundamental":[3],"logic":[4,55],"that":[6,30],"can":[7],"be":[8],"implemented":[9],"in":[10],"several":[11],"potential":[12],"post-CMOS":[13],"technologies":[14,32],"such":[15],"as":[16],"Quantum-dot":[17],"Cellular":[18],"Automata,":[19],"Single":[20],"Electron":[21],"Transistor,":[22],"and":[23,59],"Tunneling":[24],"Phase":[25],"Logic.":[26],"It":[27],"is":[28],"expected":[29],"these":[31],"provide":[33],"more":[34],"dense":[35],"circuit":[36],"integration":[37],"levels":[38],"than":[39],"current":[40],"CMOS":[41],"technology.":[42],"In":[43],"this":[44],"paper,":[45],"a":[46],"review":[47],"of":[48],"existing":[49],"synthesis":[50],"techniques":[51],"targeted":[52],"for":[53],"majority":[54],"presented":[58],"compared.":[60]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}