{"id":"https://openalex.org/W1985629818","doi":"https://doi.org/10.1109/eit.2013.6632660","title":"Design and verification of a low-cost reconfigurable 16-QAM system","display_name":"Design and verification of a low-cost reconfigurable 16-QAM system","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W1985629818","doi":"https://doi.org/10.1109/eit.2013.6632660","mag":"1985629818"},"language":"en","primary_location":{"id":"doi:10.1109/eit.2013.6632660","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eit.2013.6632660","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Electro-Information Technology , EIT 2013","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029817843","display_name":"Yufeng Lu","orcid":"https://orcid.org/0000-0002-8826-9615"},"institutions":[{"id":"https://openalex.org/I24648388","display_name":"Bradley University","ror":"https://ror.org/04kmeaw70","country_code":"US","type":"education","lineage":["https://openalex.org/I24648388"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yufeng Lu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Bradley University, Peoria, IL, USA","Dept. of Electr. & Comput. Eng., Bradley Univ., Peoria, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Bradley University, Peoria, IL, USA","institution_ids":["https://openalex.org/I24648388"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Bradley Univ., Peoria, IL, USA","institution_ids":["https://openalex.org/I24648388"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103408870","display_name":"In Soo Ahn","orcid":null},"institutions":[{"id":"https://openalex.org/I24648388","display_name":"Bradley University","ror":"https://ror.org/04kmeaw70","country_code":"US","type":"education","lineage":["https://openalex.org/I24648388"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"In Soo Ahn","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Bradley University, Peoria, IL, USA","Dept. of Electr. & Comput. Eng., Bradley Univ., Peoria, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Bradley University, Peoria, IL, USA","institution_ids":["https://openalex.org/I24648388"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Bradley Univ., Peoria, IL, USA","institution_ids":["https://openalex.org/I24648388"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035023099","display_name":"Anthony Gaught","orcid":null},"institutions":[{"id":"https://openalex.org/I24648388","display_name":"Bradley University","ror":"https://ror.org/04kmeaw70","country_code":"US","type":"education","lineage":["https://openalex.org/I24648388"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anthony Gaught","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Bradley University, Peoria, IL, USA","Dept. of Electr. & Comput. Eng., Bradley Univ., Peoria, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Bradley University, Peoria, IL, USA","institution_ids":["https://openalex.org/I24648388"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Bradley Univ., Peoria, IL, USA","institution_ids":["https://openalex.org/I24648388"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24648388"],"apc_list":null,"apc_paid":null,"fwci":0.1793,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.34405145,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8593900203704834},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7453994750976562},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6251985430717468},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5651628375053406},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5371153354644775},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5337074398994446},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.49486035108566284},{"id":"https://openalex.org/keywords/compatibility","display_name":"Compatibility (geochemistry)","score":0.4760591685771942},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4376707077026367},{"id":"https://openalex.org/keywords/qam","display_name":"QAM","score":0.43336430191993713},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4079107344150543},{"id":"https://openalex.org/keywords/quadrature-amplitude-modulation","display_name":"Quadrature amplitude modulation","score":0.3121453523635864},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3098200857639313},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1537337303161621},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14537721872329712},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.09831491112709045}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8593900203704834},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7453994750976562},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6251985430717468},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5651628375053406},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5371153354644775},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5337074398994446},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.49486035108566284},{"id":"https://openalex.org/C2778648169","wikidata":"https://www.wikidata.org/wiki/Q967768","display_name":"Compatibility (geochemistry)","level":2,"score":0.4760591685771942},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4376707077026367},{"id":"https://openalex.org/C59030546","wikidata":"https://www.wikidata.org/wiki/Q7265371","display_name":"QAM","level":5,"score":0.43336430191993713},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4079107344150543},{"id":"https://openalex.org/C32409245","wikidata":"https://www.wikidata.org/wiki/Q749753","display_name":"Quadrature amplitude modulation","level":4,"score":0.3121453523635864},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3098200857639313},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1537337303161621},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14537721872329712},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.09831491112709045},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/eit.2013.6632660","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eit.2013.6632660","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Electro-Information Technology , EIT 2013","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1967632378","https://openalex.org/W1984168599","https://openalex.org/W2034802284","https://openalex.org/W2060943953","https://openalex.org/W2080579239","https://openalex.org/W2082744949","https://openalex.org/W2098235119","https://openalex.org/W2122862680","https://openalex.org/W2129788823","https://openalex.org/W2166839399","https://openalex.org/W2169089434"],"related_works":["https://openalex.org/W2118796996","https://openalex.org/W2148669305","https://openalex.org/W3006067528","https://openalex.org/W2097806352","https://openalex.org/W1988777083","https://openalex.org/W2365114398","https://openalex.org/W3128899411","https://openalex.org/W2491368619","https://openalex.org/W2243815476","https://openalex.org/W2922751745"],"abstract_inverted_index":{"Field":[0],"Programmable":[1],"Gate":[2],"Array":[3],"(FPGA)":[4],"has":[5,45],"been":[6,46],"widely":[7],"used":[8],"in":[9,70],"automotive,":[10],"broadcast,":[11],"high":[12],"performance":[13],"computing,":[14],"video":[15],"and":[16,41,73],"image":[17],"processing.":[18],"In":[19],"this":[20],"paper,":[21],"a":[22,52,67],"reconfigurable":[23],"16-QAM":[24],"system":[25],"is":[26,56],"designed":[27],"using":[28],"hardware":[29],"description":[30],"language":[31],"(HDL).":[32],"An":[33],"efficient":[34],"design":[35,43,54],"with":[36],"less":[37],"logic":[38],"resource":[39],"usage":[40],"better":[42],"compatibility":[44],"implemented":[47],"on":[48],"an":[49],"FPGA.":[50],"Additionally,":[51],"cross-tool":[53],"flow":[55],"discussed":[57],"for":[58],"project":[59],"verification.":[60],"This":[61],"type":[62],"of":[63],"study":[64],"could":[65],"have":[66],"broader":[68],"impact":[69],"communication":[71],"research":[72],"education.":[74]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}