{"id":"https://openalex.org/W2127000736","doi":"https://doi.org/10.1109/eit.2012.6220705","title":"Custom designed CPU architecture based on a hardware scheduler and independent pipeline registers — Concept and theory of operation","display_name":"Custom designed CPU architecture based on a hardware scheduler and independent pipeline registers — Concept and theory of operation","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W2127000736","doi":"https://doi.org/10.1109/eit.2012.6220705","mag":"2127000736"},"language":"en","primary_location":{"id":"doi:10.1109/eit.2012.6220705","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eit.2012.6220705","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Conference on Electro/Information Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039402951","display_name":"Eugen Dodiu","orcid":null},"institutions":[{"id":"https://openalex.org/I12012874","display_name":"\u015etefan cel Mare University of Suceava","ror":"https://ror.org/035pkj773","country_code":"RO","type":"education","lineage":["https://openalex.org/I12012874"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Eugen Dodiu","raw_affiliation_strings":["Stefan Cel Mare University of Suceava, Romania","Stefan cel Mare University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stefan Cel Mare University of Suceava, Romania","institution_ids":["https://openalex.org/I12012874"]},{"raw_affiliation_string":"Stefan cel Mare University","institution_ids":["https://openalex.org/I12012874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007053778","display_name":"Vasile Gheorghi\u0163\u0103 G\u0103itan","orcid":"https://orcid.org/0000-0001-9899-5111"},"institutions":[{"id":"https://openalex.org/I12012874","display_name":"\u015etefan cel Mare University of Suceava","ror":"https://ror.org/035pkj773","country_code":"RO","type":"education","lineage":["https://openalex.org/I12012874"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Vasile Gheorghita Gaitan","raw_affiliation_strings":["Stefan Cel Mare University of Suceava, Romania","Stefan cel Mare University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stefan Cel Mare University of Suceava, Romania","institution_ids":["https://openalex.org/I12012874"]},{"raw_affiliation_string":"Stefan cel Mare University","institution_ids":["https://openalex.org/I12012874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.222,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.91943214,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9854999780654907,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7952026128768921},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6455446481704712},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6255600452423096},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5692660212516785},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5481758713722229},{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.5176994800567627},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.4786040484905243},{"id":"https://openalex.org/keywords/real-time-operating-system","display_name":"Real-time operating system","score":0.46766936779022217},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4346272051334381},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4172629117965698},{"id":"https://openalex.org/keywords/pipeline-transport","display_name":"Pipeline transport","score":0.4146759510040283},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4077269434928894},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23991724848747253},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09930357336997986}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7952026128768921},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6455446481704712},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6255600452423096},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5692660212516785},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5481758713722229},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.5176994800567627},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.4786040484905243},{"id":"https://openalex.org/C28472234","wikidata":"https://www.wikidata.org/wiki/Q213666","display_name":"Real-time operating system","level":2,"score":0.46766936779022217},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4346272051334381},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4172629117965698},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.4146759510040283},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4077269434928894},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23991724848747253},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09930357336997986},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/eit.2012.6220705","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eit.2012.6220705","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Conference on Electro/Information Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W26816055","https://openalex.org/W1563484241","https://openalex.org/W1563522785","https://openalex.org/W1576223624","https://openalex.org/W1974394055","https://openalex.org/W2001326614","https://openalex.org/W2096379124","https://openalex.org/W2100638929","https://openalex.org/W2103820545","https://openalex.org/W2118431561","https://openalex.org/W2152765727","https://openalex.org/W2168226456","https://openalex.org/W2183410715","https://openalex.org/W2305881264","https://openalex.org/W2465943306","https://openalex.org/W3146417883","https://openalex.org/W4254414035","https://openalex.org/W6601056741","https://openalex.org/W6633751455","https://openalex.org/W6698047161","https://openalex.org/W6719637586"],"related_works":["https://openalex.org/W2024800471","https://openalex.org/W2397049450","https://openalex.org/W2128093174","https://openalex.org/W2138971590","https://openalex.org/W2785909416","https://openalex.org/W2612218714","https://openalex.org/W2100740299","https://openalex.org/W2137614027","https://openalex.org/W3092659011","https://openalex.org/W935749701"],"abstract_inverted_index":{"System":[0],"response":[1],"time":[2,10],"is":[3,74],"a":[4,27,64,80,93,103],"key":[5],"element":[6],"in":[7,83],"hard":[8],"real":[9],"systems.":[11],"In":[12],"classical":[13],"Real":[14],"Time":[15],"Operating":[16],"Systems":[17],"(RTOS)":[18],"based":[19],"on":[20],"software":[21,77],"schedulers,":[22],"overhead":[23],"and":[24,35],"jitter":[25],"are":[26,41],"major":[28],"problem":[29],"when":[30],"the":[31,36,67,71,110],"number":[32],"of":[33,38,66],"tasks":[34],"rate":[37],"context":[39],"switches":[40],"high.":[42],"Increased":[43],"values":[44,50],"for":[45],"those":[46],"parameters":[47],"over":[48],"admissible":[49],"can":[51,87],"lead":[52],"to":[53,78],"performance":[54],"degradation,":[55],"increased":[56],"power":[57],"consumption":[58],"or":[59,70],"even":[60],"deadline":[61],"misses.":[62],"If":[63],"part":[65],"scheduling":[68],"components":[69],"entire":[72],"functionality":[73],"moved":[75],"from":[76],"hardware,":[79],"significant":[81],"improvement":[82],"task":[84],"switching":[85],"times":[86],"be":[88],"achieved.":[89],"This":[90],"paper":[91],"presents":[92],"custom":[94],"designed":[95],"multi":[96],"pipeline":[97],"register":[98],"architecture":[99],"(MPRA)":[100],"that":[101],"has":[102],"dedicated":[104],"hardware":[105],"scheduler":[106],"unit":[107],"integrated":[108],"into":[109],"CPU.":[111]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":5},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":7}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}