{"id":"https://openalex.org/W2106925566","doi":"https://doi.org/10.1109/eit.2009.5189618","title":"Opportunities for parallelism when implementing algorithms in VHDL — a case study — Shift-Or","display_name":"Opportunities for parallelism when implementing algorithms in VHDL — a case study — Shift-Or","publication_year":2009,"publication_date":"2009-06-01","ids":{"openalex":"https://openalex.org/W2106925566","doi":"https://doi.org/10.1109/eit.2009.5189618","mag":"2106925566"},"language":"en","primary_location":{"id":"doi:10.1109/eit.2009.5189618","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eit.2009.5189618","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Electro/Information Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075424218","display_name":"Barry Schulz","orcid":null},"institutions":[{"id":"https://openalex.org/I8606887","display_name":"Grand Valley State University","ror":"https://ror.org/001m1hv61","country_code":"US","type":"education","lineage":["https://openalex.org/I8606887"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Barry Schulz","raw_affiliation_strings":["School of Engineering, Grand Valley State University, Grand Rapids, MI, USA","School of Engineering, Grand Valley State University, Grand Rapids, Michigan 49504, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, Grand Valley State University, Grand Rapids, MI, USA","institution_ids":["https://openalex.org/I8606887"]},{"raw_affiliation_string":"School of Engineering, Grand Valley State University, Grand Rapids, Michigan 49504, USA","institution_ids":["https://openalex.org/I8606887"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015554212","display_name":"Chirag Parikh","orcid":null},"institutions":[{"id":"https://openalex.org/I8606887","display_name":"Grand Valley State University","ror":"https://ror.org/001m1hv61","country_code":"US","type":"education","lineage":["https://openalex.org/I8606887"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chirag Parikh","raw_affiliation_strings":["School of Engineering, Grand Valley State University, Grand Rapids, MI, USA","School of Engineering, Grand Valley State University, Grand Rapids, Michigan 49504, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, Grand Valley State University, Grand Rapids, MI, USA","institution_ids":["https://openalex.org/I8606887"]},{"raw_affiliation_string":"School of Engineering, Grand Valley State University, Grand Rapids, Michigan 49504, USA","institution_ids":["https://openalex.org/I8606887"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108362474","display_name":"Christian Trefftz","orcid":null},"institutions":[{"id":"https://openalex.org/I8606887","display_name":"Grand Valley State University","ror":"https://ror.org/001m1hv61","country_code":"US","type":"education","lineage":["https://openalex.org/I8606887"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christian Trefftz","raw_affiliation_strings":["School of Computing, Grand Valley State University, Allendale, MI, USA","School of Computing, Grand Valley State University, Allendale, Michigan 49401, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computing, Grand Valley State University, Allendale, MI, USA","institution_ids":["https://openalex.org/I8606887"]},{"raw_affiliation_string":"School of Computing, Grand Valley State University, Allendale, Michigan 49401, USA","institution_ids":["https://openalex.org/I8606887"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.11963588,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"235","last_page":"238"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8801270127296448},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8668452501296997},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7874718904495239},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5880290269851685},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5219873189926147},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5032045245170593},{"id":"https://openalex.org/keywords/string-searching-algorithm","display_name":"String searching algorithm","score":0.4814966917037964},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4325460195541382},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4153316020965576},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32728248834609985},{"id":"https://openalex.org/keywords/pattern-matching","display_name":"Pattern matching","score":0.21422743797302246},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15066364407539368}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8801270127296448},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8668452501296997},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7874718904495239},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5880290269851685},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5219873189926147},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5032045245170593},{"id":"https://openalex.org/C7757238","wikidata":"https://www.wikidata.org/wiki/Q374040","display_name":"String searching algorithm","level":3,"score":0.4814966917037964},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4325460195541382},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4153316020965576},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32728248834609985},{"id":"https://openalex.org/C68859911","wikidata":"https://www.wikidata.org/wiki/Q1503724","display_name":"Pattern matching","level":2,"score":0.21422743797302246},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15066364407539368}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/eit.2009.5189618","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eit.2009.5189618","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Electro/Information Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1532280479","https://openalex.org/W1745980198","https://openalex.org/W1981409766","https://openalex.org/W2107067832","https://openalex.org/W4210951666","https://openalex.org/W6637730800"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W4297665406","https://openalex.org/W2364622490","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W2110818533","https://openalex.org/W2538906952","https://openalex.org/W2042515040"],"abstract_inverted_index":{"Field":[0],"Programmable":[1],"Gate":[2],"Arrays":[3],"(FPGAs)":[4],"are":[5],"becoming":[6],"pervasive":[7],"in":[8,28],"High":[9],"Performance":[10],"Computing":[11],"systems,":[12],"making":[13],"it":[14],"possible":[15],"for":[16,37,56],"developers":[17],"to":[18],"implement":[19],"algorithms":[20],"(or":[21],"at":[22],"least":[23],"portions":[24],"of":[25,53],"algorithms)":[26],"directly":[27],"hardware":[29],"using":[30,43],"Hardware":[31],"Description":[32],"Languages.":[33],"The":[34],"Shift-Or":[35,68],"algorithm":[36],"exact":[38],"string":[39],"matching":[40],"was":[41],"implemented":[42],"VHDL":[44,61],"on":[45],"a":[46],"XILINX":[47],"FPGA.":[48],"This":[49],"paper":[50],"discusses":[51],"some":[52],"the":[54,67],"opportunities":[55],"performance":[57],"improvement":[58],"offered":[59],"by":[60],"that":[62],"were":[63],"used":[64],"when":[65],"implementing":[66],"algorithm.":[69]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}