{"id":"https://openalex.org/W2163046274","doi":"https://doi.org/10.1109/eh.2004.1310830","title":"Multi-objective optimization of a parameterized VLIW architecture","display_name":"Multi-objective optimization of a parameterized VLIW architecture","publication_year":2004,"publication_date":"2004-11-12","ids":{"openalex":"https://openalex.org/W2163046274","doi":"https://doi.org/10.1109/eh.2004.1310830","mag":"2163046274"},"language":"en","primary_location":{"id":"doi:10.1109/eh.2004.1310830","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eh.2004.1310830","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054750044","display_name":"Giuseppe Ascia","orcid":"https://orcid.org/0000-0001-7452-5828"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Ascia","raw_affiliation_strings":["Universita Catania, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universita Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101778204","display_name":"Vincenzo Catania","orcid":"https://orcid.org/0000-0002-5040-3540"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"V. Catania","raw_affiliation_strings":["Dipt. di Ingeneria Informatica e delle Telecomunicazioni, Univ. of Catania, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipt. di Ingeneria Informatica e delle Telecomunicazioni, Univ. of Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010989172","display_name":"Maurizio Palesi","orcid":"https://orcid.org/0000-0003-3129-0664"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Palesi","raw_affiliation_strings":["Dipt. di Ingeneria Informatica e delle Telecomunicazioni, Univ. of Catania, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipt. di Ingeneria Informatica e delle Telecomunicazioni, Univ. of Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001962324","display_name":"Davide Patti","orcid":"https://orcid.org/0000-0003-0874-7793"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Patti","raw_affiliation_strings":["Dipt. di Ingeneria Informatica e delle Telecomunicazioni, Univ. of Catania, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipt. di Ingeneria Informatica e delle Telecomunicazioni, Univ. of Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I39063666"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"191","last_page":"198"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9726556539535522},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8687868714332581},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.7095284461975098},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6721038818359375},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.6125733852386475},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5702876448631287},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5486963987350464},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.5347885489463806},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5060827136039734},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4731146991252899},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4663170278072357},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4281364977359772},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4254830777645111},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.4253718852996826},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.4234524369239807},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.31426936388015747},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.23792454600334167},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.23341494798660278},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11463558673858643},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10828575491905212}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9726556539535522},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8687868714332581},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.7095284461975098},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6721038818359375},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.6125733852386475},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5702876448631287},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5486963987350464},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.5347885489463806},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5060827136039734},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4731146991252899},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4663170278072357},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4281364977359772},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4254830777645111},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.4253718852996826},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.4234524369239807},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.31426936388015747},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.23792454600334167},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.23341494798660278},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11463558673858643},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10828575491905212},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/eh.2004.1310830","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eh.2004.1310830","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5199999809265137,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W205270008","https://openalex.org/W1491294406","https://openalex.org/W1528880846","https://openalex.org/W1569753066","https://openalex.org/W1975745331","https://openalex.org/W2067184490","https://openalex.org/W2068371654","https://openalex.org/W2107172487","https://openalex.org/W2112692144","https://openalex.org/W2117285153","https://openalex.org/W2125763038","https://openalex.org/W2143331258","https://openalex.org/W2160179803","https://openalex.org/W2161696527","https://openalex.org/W4236605704","https://openalex.org/W4249006057","https://openalex.org/W4285719527","https://openalex.org/W6644028420","https://openalex.org/W6676715110"],"related_works":["https://openalex.org/W2145303974","https://openalex.org/W2611818882","https://openalex.org/W4250004442","https://openalex.org/W2703495671","https://openalex.org/W2993981457","https://openalex.org/W1507303735","https://openalex.org/W1978100243","https://openalex.org/W2556885209","https://openalex.org/W2148099609","https://openalex.org/W2163046274"],"abstract_inverted_index":{"The":[0],"use":[1,106],"of":[2,17,54,78,84,88,107,125,138,144,164],"Application":[3],"Specific":[4],"Instruction-set":[5],"Processors":[6],"(ASIP)":[7],"in":[8,20,36,42,63,136],"embedded":[9],"systems":[10,24],"is":[11],"a":[12,60,122,132,145,149,162],"solution":[13],"to":[14,26,47,50,100,168],"the":[15,21,79,85,89,92,96,105,155,159,173],"problem":[16],"increasing":[18],"complexity":[19,64],"functions":[22],"these":[23],"have":[25,38],"implement.":[27],"Architectures":[28],"based":[29,147],"on":[30,148],"Very":[31],"Long":[32],"Instruction":[33,55],"Word":[34],"(VLIW),":[35],"particular,":[37],"found":[39],"fertile":[40],"ground":[41],"multimedia":[43],"electronic":[44],"appliances":[45],"thanks":[46],"their":[48],"ability":[49],"exploit":[51],"high":[52,123],"degrees":[53],"Level":[56],"Parallelism":[57],"(ILP)":[58],"with":[59,154],"reasonable":[61],"trade-off":[62],"and":[65,91,116,141],"silicon":[66],"costs.":[67],"In":[68,127],"this":[69,128],"case":[70],"ASIP":[71],"specialization":[72],"may":[73],"require":[74],"not":[75],"only":[76],"manipulation":[77],"instruction-set":[80],"but":[81],"also":[82],"tuning":[83],"architectural":[86],"parameters":[87,97],"processor":[90],"memory":[93,156],"subsystem.":[94],"Setting":[95],"so":[98],"as":[99],"optimize":[101],"certain":[102],"metrics":[103],"requires":[104],"efficient":[108],"Design":[109],"Space":[110],"Exploration":[111],"(DSE)":[112],"strategies,":[113],"simulation":[114],"tools":[115],"accurate":[117],"estimation":[118],"models":[119],"operating":[120],"at":[121],"level":[124],"abstraction.":[126],"paper,":[129],"we":[130],"present":[131],"framework":[133,160],"for":[134,172],"evaluation,":[135],"terms":[137],"performance,":[139],"cost":[140],"power":[142],"consumption,":[143],"system":[146],"parameterized":[150],"VLIW":[151],"microprocessor":[152],"together":[153],"hierarchy.":[157],"Further,":[158],"implements":[161],"number":[163],"multi-objective":[165],"DSE":[166],"strategies":[167],"obtain":[169],"Pareto-optimal":[170],"configurations":[171],"system.":[174]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}