{"id":"https://openalex.org/W2153280597","doi":"https://doi.org/10.1109/eh.2004.1310809","title":"Digital circuit design using intrinsic evolvable hardware","display_name":"Digital circuit design using intrinsic evolvable hardware","publication_year":2004,"publication_date":"2004-11-13","ids":{"openalex":"https://openalex.org/W2153280597","doi":"https://doi.org/10.1109/eh.2004.1310809","mag":"2153280597"},"language":"en","primary_location":{"id":"doi:10.1109/eh.2004.1310809","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eh.2004.1310809","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100354558","display_name":"Yang Zhang","orcid":"https://orcid.org/0000-0001-5919-918X"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Yang Zhang","raw_affiliation_strings":["Department of Electronics, University of York, York, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, University of York, York, UK","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105232398","display_name":"Stephen L. Smith","orcid":"https://orcid.org/0000-0002-6885-2643"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S.L. Smith","raw_affiliation_strings":["Department of Electronics, University of York, York, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, University of York, York, UK","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048789717","display_name":"Andy M. Tyrrell","orcid":"https://orcid.org/0000-0002-8533-2404"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"A.M. Tyrrell","raw_affiliation_strings":["Department of Electronics, University of York, York, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, University of York, York, UK","institution_ids":["https://openalex.org/I52099693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I52099693"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":49,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":null,"first_page":"55","last_page":"62"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10100","display_name":"Metaheuristic Optimization Algorithms Research","score":0.9836000204086304,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10621","display_name":"Gene Regulatory Network Analysis","score":0.9703999757766724,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/evolvable-hardware","display_name":"Evolvable hardware","score":0.8358139991760254},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7872713804244995},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7423256039619446},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6946862936019897},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.660722017288208},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5659658312797546},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5014593601226807},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.49693039059638977},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.49192309379577637},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4864184856414795},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4615384042263031},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.44556182622909546},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3917669951915741},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3545581102371216}],"concepts":[{"id":"https://openalex.org/C2776243922","wikidata":"https://www.wikidata.org/wiki/Q5418727","display_name":"Evolvable hardware","level":3,"score":0.8358139991760254},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7872713804244995},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7423256039619446},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6946862936019897},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.660722017288208},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5659658312797546},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5014593601226807},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.49693039059638977},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.49192309379577637},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4864184856414795},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4615384042263031},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.44556182622909546},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3917669951915741},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3545581102371216},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/eh.2004.1310809","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eh.2004.1310809","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W42643001","https://openalex.org/W87253921","https://openalex.org/W1036195498","https://openalex.org/W1486894692","https://openalex.org/W1511112370","https://openalex.org/W1512791243","https://openalex.org/W1572929635","https://openalex.org/W1773088722","https://openalex.org/W1800243382","https://openalex.org/W1888368980","https://openalex.org/W2001109406","https://openalex.org/W2101089688","https://openalex.org/W2134954564","https://openalex.org/W2165326399","https://openalex.org/W2346479336","https://openalex.org/W6601699240","https://openalex.org/W6638404923","https://openalex.org/W6639639942","https://openalex.org/W6675443187","https://openalex.org/W6704420052"],"related_works":["https://openalex.org/W1530145542","https://openalex.org/W2772459458","https://openalex.org/W1556283245","https://openalex.org/W3023202431","https://openalex.org/W1984105700","https://openalex.org/W1525346225","https://openalex.org/W2123685297","https://openalex.org/W2020254467","https://openalex.org/W2355368822","https://openalex.org/W3151101169"],"abstract_inverted_index":{"This":[0,21],"paper":[1],"describes":[2],"the":[3,63,112,131],"application":[4],"of":[5,96,101,122],"intrinsic":[6,132],"evolvable":[7,133],"hardware":[8,78,134],"to":[9,18,83,98],"combinational":[10],"circuit":[11],"design":[12],"and":[13,31,86,128],"synthesis,":[14],"as":[15],"an":[16,70],"alternative":[17],"conventional":[19],"approaches.":[20,138],"novel":[22],"reconfigurable":[23],"architecture":[24],"is":[25,67,108],"inspired":[26],"by":[27,69],"Cartesian":[28],"genetic":[29,72],"programming":[30],"dedicated":[32],"for":[33,111],"implementing":[34],"high":[35],"performance":[36],"digital":[37],"image":[38,126],"filters":[39],"on":[40],"a":[41,49,55,77,93,104],"custom":[42],"Xilinx":[43],"Virtex":[44],"FPGA":[45],"xcv1000,":[46],"together":[47],"with":[48,62,76],"flexible":[50],"local":[51],"interconnection":[52],"hierarchy.":[53],"As":[54],"highly":[56],"parallel":[57],"architecture,":[58],"it":[59,91],"scales":[60],"linearly":[61],"filter":[64],"complexity.":[65],"It":[66],"reconfigured":[68],"external":[71],"reconfiguration":[73],"processing":[74],"unit":[75],"GA":[79],"implementation":[80,129],"embedded.":[81],"Due":[82],"pipelining,":[84],"parallelization":[85],"no":[87],"function":[88],"call":[89],"overhead,":[90],"yields":[92],"significant":[94],"speedup":[95],"one":[97],"two":[99],"orders":[100],"magnitude":[102],"over":[103],"software":[105],"implementation,":[106],"which":[107],"especially":[109],"useful":[110],"real-time":[113],"applications.":[114],"The":[115],"experimental":[116],"results":[117],"conclude":[118],"that":[119],"in":[120],"terms":[121],"computational":[123],"effort,":[124],"filtered":[125],"signal":[127],"cost,":[130],"solution":[135],"outperforms":[136],"traditional":[137]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}