{"id":"https://openalex.org/W1912302873","doi":"https://doi.org/10.1109/eh.2003.1217659","title":"Towards evolvable IP cores for FPGAs","display_name":"Towards evolvable IP cores for FPGAs","publication_year":2003,"publication_date":"2003-11-04","ids":{"openalex":"https://openalex.org/W1912302873","doi":"https://doi.org/10.1109/eh.2003.1217659","mag":"1912302873"},"language":"en","primary_location":{"id":"doi:10.1109/eh.2003.1217659","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eh.2003.1217659","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055549968","display_name":"Luk\u00e1\u0161 Sekanina","orcid":"https://orcid.org/0000-0002-2693-9011"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"L. Sekanina","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","[Fac. of Inf. Technol., Brno Univ. of Technol., Czech Republic]"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]},{"raw_affiliation_string":"[Fac. of Inf. Technol., Brno Univ. of Technol., Czech Republic]","institution_ids":["https://openalex.org/I60587646"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5055549968"],"corresponding_institution_ids":["https://openalex.org/I60587646"],"apc_list":null,"apc_paid":null,"fwci":5.0255,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.95119346,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"145","last_page":"154"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10621","display_name":"Gene Regulatory Network Analysis","score":0.9832000136375427,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/evolvable-hardware","display_name":"Evolvable hardware","score":0.9073008298873901},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8429944515228271},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7157884836196899},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5587286353111267},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5489736199378967},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4182341694831848},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.4113951325416565},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35770490765571594},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08039230108261108}],"concepts":[{"id":"https://openalex.org/C2776243922","wikidata":"https://www.wikidata.org/wiki/Q5418727","display_name":"Evolvable hardware","level":3,"score":0.9073008298873901},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8429944515228271},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7157884836196899},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5587286353111267},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5489736199378967},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4182341694831848},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.4113951325416565},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35770490765571594},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08039230108261108},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/eh.2003.1217659","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eh.2003.1217659","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1486894692","https://openalex.org/W1495752247","https://openalex.org/W1524759419","https://openalex.org/W1539012905","https://openalex.org/W1539252974","https://openalex.org/W1544659150","https://openalex.org/W1545768002","https://openalex.org/W1572784546","https://openalex.org/W1572929635","https://openalex.org/W1592618590","https://openalex.org/W1734028302","https://openalex.org/W1966894494","https://openalex.org/W2097145429","https://openalex.org/W2099889613","https://openalex.org/W2101089688","https://openalex.org/W2102635904","https://openalex.org/W2103119002","https://openalex.org/W2106291069","https://openalex.org/W2115294662","https://openalex.org/W2120845408","https://openalex.org/W2126902402","https://openalex.org/W2157347601","https://openalex.org/W2490203607","https://openalex.org/W2493048666","https://openalex.org/W4255605091","https://openalex.org/W6632255879","https://openalex.org/W6632671604","https://openalex.org/W6674764217","https://openalex.org/W6675265820","https://openalex.org/W6682930626"],"related_works":["https://openalex.org/W2367307373","https://openalex.org/W2048515935","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W1924534393","https://openalex.org/W2126824963","https://openalex.org/W1530407750","https://openalex.org/W2072298021","https://openalex.org/W1586036308"],"abstract_inverted_index":{"The":[0,20,31,65,90,123],"paper":[1],"deals":[2],"with":[3],"a":[4,87,97,102,136],"new":[5],"approach":[6,91],"to":[7,24,48,57],"the":[8,37,49,52,71,110,132],"design":[9],"of":[10,61,73,86,96,126],"adaptive":[11,115],"hardware":[12],"using":[13],"common":[14],"field":[15],"programmable":[16],"gate":[17],"arrays":[18],"(FPGA).":[19],"ultimate":[21],"aim":[22],"is":[23,92,118],"develop":[25],"evolvable":[26,53,127,140],"IP":[27,42,128],"(intellectual":[28],"property)":[29],"cores.":[30],"cores":[32,43,54,66],"should":[33,67,79],"be":[34,68,80],"reused":[35],"in":[36,70,105],"same":[38],"way":[39,133],"as":[40],"ordinary":[41,107],"are":[44,55],"reused.":[45],"In":[46,109],"contrast":[47],"conventional":[50],"cores,":[51],"able":[56],"perform":[58],"autonomous":[59],"evolution":[60],"their":[62],"internal":[63],"circuits.":[64],"available":[69],"form":[72],"HDL":[74],"source":[75],"code,":[76],"i.e.":[77],"they":[78],"synthesizable":[81],"into":[82],"any":[83],"reconfigurable":[84,99],"device":[85],"sufficient":[88],"capacity.":[89],"based":[93],"on":[94],"implementation":[95],"virtual":[98],"circuit":[100],"and":[101,121],"genetic":[103],"unit":[104],"an":[106,114],"FPGA.":[108],"presented":[111],"case":[112],"study":[113],"image":[116],"filter":[117],"designed,":[119],"implemented":[120],"synthesized.":[122],"proposed":[124],"idea":[125],"core":[129],"could":[130],"open":[131],"towards":[134],"defining":[135],"business":[137],"model":[138],"for":[139],"hardware.":[141]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
