{"id":"https://openalex.org/W2161342701","doi":"https://doi.org/10.1109/edtc.1994.326822","title":"An overview of analogue optimisation using \"AD-OPT\"","display_name":"An overview of analogue optimisation using \"AD-OPT\"","publication_year":2002,"publication_date":"2002-12-17","ids":{"openalex":"https://openalex.org/W2161342701","doi":"https://doi.org/10.1109/edtc.1994.326822","mag":"2161342701"},"language":"en","primary_location":{"id":"doi:10.1109/edtc.1994.326822","is_oa":false,"landing_page_url":"https://doi.org/10.1109/edtc.1994.326822","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078104529","display_name":"E.M. Byrne","orcid":null},"institutions":[{"id":"https://openalex.org/I230495080","display_name":"University of Limerick","ror":"https://ror.org/00a0n9e72","country_code":"IE","type":"education","lineage":["https://openalex.org/I230495080"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"E. Byrne","raw_affiliation_strings":["Limerick Univ., Ireland"],"affiliations":[{"raw_affiliation_string":"Limerick Univ., Ireland","institution_ids":["https://openalex.org/I230495080"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055253846","display_name":"Oliver J. McCarthy","orcid":null},"institutions":[{"id":"https://openalex.org/I230495080","display_name":"University of Limerick","ror":"https://ror.org/00a0n9e72","country_code":"IE","type":"education","lineage":["https://openalex.org/I230495080"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"O. McCarthy","raw_affiliation_strings":["University of Limerick, Limerick, Ireland"],"affiliations":[{"raw_affiliation_string":"University of Limerick, Limerick, Ireland","institution_ids":["https://openalex.org/I230495080"]}]},{"author_position":"middle","author":{"id":null,"display_name":"D. Lucas","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156925","display_name":"Analog Devices (Ireland)","ror":"https://ror.org/05582kr93","country_code":"IE","type":"company","lineage":["https://openalex.org/I4210156925"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"D. Lucas","raw_affiliation_strings":["Analog Devices BV, Limerick, Ireland"],"affiliations":[{"raw_affiliation_string":"Analog Devices BV, Limerick, Ireland","institution_ids":["https://openalex.org/I4210156925"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067422052","display_name":"Brian Donnellan","orcid":"https://orcid.org/0000-0002-0286-5169"},"institutions":[{"id":"https://openalex.org/I4210156925","display_name":"Analog Devices (Ireland)","ror":"https://ror.org/05582kr93","country_code":"IE","type":"company","lineage":["https://openalex.org/I4210156925"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"B. Donnellan","raw_affiliation_strings":["Analog Devices BV, Limerick, Ireland"],"affiliations":[{"raw_affiliation_string":"Analog Devices BV, Limerick, Ireland","institution_ids":["https://openalex.org/I4210156925"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5078104529"],"corresponding_institution_ids":["https://openalex.org/I230495080"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.25000167,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"540","last_page":"545"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datasheet","display_name":"Datasheet","score":0.8868370056152344},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6934331655502319},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.6619702577590942},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.6416833400726318},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.6244335174560547},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4101472795009613},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3874216675758362},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35695981979370117},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.26064443588256836},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14835703372955322},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14650240540504456},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13032108545303345},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11853185296058655}],"concepts":[{"id":"https://openalex.org/C2781384022","wikidata":"https://www.wikidata.org/wiki/Q1172383","display_name":"Datasheet","level":2,"score":0.8868370056152344},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6934331655502319},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.6619702577590942},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.6416833400726318},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.6244335174560547},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4101472795009613},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3874216675758362},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35695981979370117},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.26064443588256836},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14835703372955322},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14650240540504456},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13032108545303345},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11853185296058655},{"id":"https://openalex.org/C104114177","wikidata":"https://www.wikidata.org/wiki/Q79782","display_name":"Motion (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/edtc.1994.326822","is_oa":false,"landing_page_url":"https://doi.org/10.1109/edtc.1994.326822","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC","raw_type":"proceedings-article"},{"id":"pmh:oai:mural.maynoothuniversity.ie:10785","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306401432","display_name":"Maynooth University ePrints and eTheses Archive (Maynooth University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I157286207","host_organization_name":"National University of Ireland, Maynooth","host_organization_lineage":["https://openalex.org/I157286207"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1533991306","https://openalex.org/W1995365180","https://openalex.org/W2001822849","https://openalex.org/W2053921661","https://openalex.org/W2115991348","https://openalex.org/W2119819902","https://openalex.org/W2120889849","https://openalex.org/W2147849504","https://openalex.org/W2193738422","https://openalex.org/W3009644516","https://openalex.org/W4205089277"],"related_works":["https://openalex.org/W2572450784","https://openalex.org/W2098558496","https://openalex.org/W4245685577","https://openalex.org/W2790844566","https://openalex.org/W2291072988","https://openalex.org/W3082523300","https://openalex.org/W2019790852","https://openalex.org/W2059629300","https://openalex.org/W2122222688","https://openalex.org/W1933057227"],"abstract_inverted_index":{"A":[0],"system":[1,9],"for":[2],"optimising":[3],"analogue":[4,35],"circuits":[5],"is":[6,78],"presented.":[7],"The":[8,61],"\"AD-OPT\"":[10],"(Analog":[11],"Devices":[12],"OPTimiser)":[13],"uses":[14],"numerical":[15,76,85],"simulation":[16],"and":[17,29,45,58,71,84],"interpolation":[18],"methods":[19],"to":[20,32,87],"determine":[21],"an":[22,41],"optimal":[23],"set":[24],"of":[25,43,46,68,75],"circuit":[26],"element":[27],"values":[28],"device":[30],"geometries":[31],"meet":[33],"specific":[34],"performance":[36],"requirements.":[37],"This":[38],"paper":[39,62],"presents":[40],"overview":[42],"AD-OPT":[44],"its":[47],"three":[48],"central":[49],"modules:":[50],"the":[51,54,59,65,72,80],"datasheet":[52],"generator,":[53],"database":[55],"creation":[56],"module":[57],"optimiser.":[60],"demonstrates":[63],"that":[64],"increasing":[66],"speed":[67],"work":[69],"stations":[70],"judicious":[73],"use":[74],"methods,":[77],"altering":[79],"balance":[81],"between":[82],"theoretical":[83],"approaches":[86],"problem":[88],"solving.<":[89],"<ETX":[90],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[91],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[92]},"counts_by_year":[],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}