{"id":"https://openalex.org/W3092151666","doi":"https://doi.org/10.1109/ecctd49232.2020.9218352","title":"Design of a 1.5 GHz Low jitter DCO Ring in 28 nm CMOS Process","display_name":"Design of a 1.5 GHz Low jitter DCO Ring in 28 nm CMOS Process","publication_year":2020,"publication_date":"2020-09-01","ids":{"openalex":"https://openalex.org/W3092151666","doi":"https://doi.org/10.1109/ecctd49232.2020.9218352","mag":"3092151666"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd49232.2020.9218352","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd49232.2020.9218352","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-03158523","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074395223","display_name":"Pierre Bisiaux","orcid":"https://orcid.org/0000-0001-7111-4337"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Pierre Bisiaux","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin, Belfield, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Belfield, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001003834","display_name":"Elena Blokhina","orcid":"https://orcid.org/0000-0002-4164-4350"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Elena Blokhina","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin, Belfield, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Belfield, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031376924","display_name":"Eugene Koskin","orcid":"https://orcid.org/0000-0002-4253-0312"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Eugene Koskin","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin, Belfield, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Belfield, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050565374","display_name":"Teerachot Siriburanon","orcid":"https://orcid.org/0000-0003-1658-9596"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Teerachot Siriburanon","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin, Belfield, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Belfield, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032777255","display_name":"Dimitri Galayko","orcid":"https://orcid.org/0000-0002-7056-7489"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Dimitri Galayko","raw_affiliation_strings":["LIP6 Lab, Sorbonne Universit\u00e9, Paris Cedex 05, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Lab, Sorbonne Universit\u00e9, Paris Cedex 05, France","institution_ids":["https://openalex.org/I4210159731","https://openalex.org/I39804081"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5203,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.65618138,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.750938892364502},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.6793114542961121},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5858082175254822},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.5602639317512512},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5493327379226685},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5060214400291443},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.4742397665977478},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.44018229842185974},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.42886120080947876},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.42855381965637207},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3724958598613739},{"id":"https://openalex.org/keywords/delay-line-oscillator","display_name":"Delay line oscillator","score":0.36927977204322815},{"id":"https://openalex.org/keywords/local-oscillator","display_name":"Local oscillator","score":0.34942930936813354},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.255511075258255},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16111800074577332},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.13935047388076782}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.750938892364502},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.6793114542961121},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5858082175254822},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.5602639317512512},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5493327379226685},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5060214400291443},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.4742397665977478},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.44018229842185974},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.42886120080947876},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.42855381965637207},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3724958598613739},{"id":"https://openalex.org/C26907483","wikidata":"https://www.wikidata.org/wiki/Q5253479","display_name":"Delay line oscillator","level":4,"score":0.36927977204322815},{"id":"https://openalex.org/C203597036","wikidata":"https://www.wikidata.org/wiki/Q1238887","display_name":"Local oscillator","level":3,"score":0.34942930936813354},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.255511075258255},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16111800074577332},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.13935047388076782}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ecctd49232.2020.9218352","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd49232.2020.9218352","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-03158523v1","is_oa":true,"landing_page_url":"https://hal.science/hal-03158523","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2020 European Conference on Circuit Theory and Design (ECCTD), Sep 2020, Sofia, Bulgaria. pp.1-5, ⟨10.1109/ECCTD49232.2020.9218352⟩","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-03158523v1","is_oa":true,"landing_page_url":"https://hal.science/hal-03158523","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2020 European Conference on Circuit Theory and Design (ECCTD), Sep 2020, Sofia, Bulgaria. pp.1-5, ⟨10.1109/ECCTD49232.2020.9218352⟩","raw_type":"Conference papers"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1501701706","https://openalex.org/W1566916904","https://openalex.org/W1980001156","https://openalex.org/W1989484081","https://openalex.org/W2008240724","https://openalex.org/W2032224285","https://openalex.org/W2110144707","https://openalex.org/W2118616136","https://openalex.org/W2135441328","https://openalex.org/W2145720546","https://openalex.org/W2163630970","https://openalex.org/W2326419276","https://openalex.org/W2615504945","https://openalex.org/W2889998444","https://openalex.org/W2961088119","https://openalex.org/W3000120382","https://openalex.org/W6658629535"],"related_works":["https://openalex.org/W4230767006","https://openalex.org/W1521697648","https://openalex.org/W1589246925","https://openalex.org/W2558159544","https://openalex.org/W4385412989","https://openalex.org/W2223905331","https://openalex.org/W3134273935","https://openalex.org/W4248731029","https://openalex.org/W2188709823","https://openalex.org/W2076857967"],"abstract_inverted_index":{"The":[0,122,152],"immunity":[1],"of":[2,11,15,28,50,98,104,120,133,142,149,156,178],"jitter":[3,147],"with":[4,32,70,95,175],"respect":[5],"to":[6,46,77,92,171],"supply":[7],"voltage":[8,56,73],"is":[9,75,108,162,166],"one":[10],"the":[12,48,51,79,96,102,105,114,172,181],"desirable":[13],"characteristics":[14],"digitally":[16],"controlled":[17],"oscillators":[18],"(DCO)":[19],"for":[20,117,180],"clocking":[21],"applications.":[22],"This":[23,136],"paper":[24],"presents":[25],"a":[26,33,67,71,87,139,167],"design":[27],"such":[29],"an":[30,129,146],"oscillator":[31,52],"high":[34],"frequency":[35,53,107,115,123,131,161,183],"resolution":[36],"and":[37,66],"small":[38],"area":[39],"in":[40],"28":[41],"nm":[42],"technology.":[43],"In":[44],"order":[45],"reduce":[47],"dependence":[49],"on":[54],"its":[55],"supply,":[57],"differential":[58,99],"amplifiers":[59],"are":[60],"used":[61],"as":[62],"inverters":[63],"(delay":[64],"cells)":[65],"bias":[68,78],"circuit":[69],"stable":[72],"output":[74,106],"employed":[76],"oscillator.":[80],"From":[81],"post-layout":[82],"simulations,":[83],"this":[84,157],"DCO":[85,137,158],"achieves":[86,138],"dynamic":[88],"range":[89],"from":[90],"1.13":[91],"1.54":[93],"GHz":[94],"use":[97],"delay":[100],"cells,":[101],"variation":[103,119],"less":[109],"than":[110],"4.5%":[111],"over":[112],"all":[113],"range,":[116],"VDD":[118],"10%.":[121],"control":[124],"has":[125],"9.2":[126],"bits,":[127],"giving":[128],"average":[130],"step":[132],"722":[134],"kHz.":[135],"phase":[140],"noise":[141],"-74":[143],"dBc/Hz@1MHz":[144],"or":[145],"equivalence":[148],"2.3":[150],"ps.":[151],"maximal":[153],"power":[154,177],"consumption":[155],"at":[159],"maximum":[160],"840":[163],"\u03bcW,":[164],"which":[165],"low":[168],"figure":[169],"comparing":[170],"state-of-the-art":[173],"implementation":[174],"typical":[176],"sub-milliwatts":[179],"similar":[182],"range.":[184]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}