{"id":"https://openalex.org/W3092023946","doi":"https://doi.org/10.1109/ecctd49232.2020.9218289","title":"Neuromorphic circuits on segmented crossbar architectures with enhanced properties","display_name":"Neuromorphic circuits on segmented crossbar architectures with enhanced properties","publication_year":2020,"publication_date":"2020-09-01","ids":{"openalex":"https://openalex.org/W3092023946","doi":"https://doi.org/10.1109/ecctd49232.2020.9218289","mag":"3092023946"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd49232.2020.9218289","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd49232.2020.9218289","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088436387","display_name":"Vasileios Ntinas","orcid":"https://orcid.org/0000-0002-2367-5567"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES","GR"],"is_corresponding":false,"raw_author_name":"Vasileios Ntinas","raw_affiliation_strings":["Democritus University of Thrace, Xanthi, Greece","Universitat Polytecnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Universitat Polytecnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014270319","display_name":"Panagiotis Karakolis","orcid":null},"institutions":[{"id":"https://openalex.org/I203474044","display_name":"National Centre of Scientific Research \"Demokritos\"","ror":"https://ror.org/038jp4m40","country_code":"GR","type":"facility","lineage":["https://openalex.org/I203474044"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Panagiotis Karakolis","raw_affiliation_strings":["Institute of Nanoscience and Nanotechnology, NCSR \"Demokritos\", Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Nanoscience and Nanotechnology, NCSR \"Demokritos\", Athens, Greece","institution_ids":["https://openalex.org/I203474044"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008924272","display_name":"Georgios Ch. Sirakoulis","orcid":"https://orcid.org/0000-0001-8240-484X"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Ch. Sirakoulis","raw_affiliation_strings":["Democritus University of Thrace, Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088937977","display_name":"Panagiotis Dimitrakis","orcid":"https://orcid.org/0000-0002-4941-0487"},"institutions":[{"id":"https://openalex.org/I203474044","display_name":"National Centre of Scientific Research \"Demokritos\"","ror":"https://ror.org/038jp4m40","country_code":"GR","type":"facility","lineage":["https://openalex.org/I203474044"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Panagiotis Dimitrakis","raw_affiliation_strings":["Institute of Nanoscience and Nanotechnology, NCSR \"Demokritos\", Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Nanoscience and Nanotechnology, NCSR \"Demokritos\", Athens, Greece","institution_ids":["https://openalex.org/I203474044"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7157,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62891583,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.9626868963241577},{"id":"https://openalex.org/keywords/mnist-database","display_name":"MNIST database","score":0.9386591911315918},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9179355502128601},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.890878438949585},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7302380204200745},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5436815619468689},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5175630450248718},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.4911803901195526},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4856663942337036},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4855458438396454},{"id":"https://openalex.org/keywords/spiking-neural-network","display_name":"Spiking neural network","score":0.4530073404312134},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.364249587059021},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1620638072490692},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15971079468727112},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15489137172698975}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.9626868963241577},{"id":"https://openalex.org/C190502265","wikidata":"https://www.wikidata.org/wiki/Q17069496","display_name":"MNIST database","level":3,"score":0.9386591911315918},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9179355502128601},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.890878438949585},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7302380204200745},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5436815619468689},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5175630450248718},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.4911803901195526},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4856663942337036},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4855458438396454},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.4530073404312134},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.364249587059021},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1620638072490692},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15971079468727112},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15489137172698975},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd49232.2020.9218289","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd49232.2020.9218289","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1514205146","https://openalex.org/W1783145639","https://openalex.org/W1997078229","https://openalex.org/W2034602202","https://openalex.org/W2040870580","https://openalex.org/W2058390599","https://openalex.org/W2078012618","https://openalex.org/W2091777687","https://openalex.org/W2143483829","https://openalex.org/W2540646523","https://openalex.org/W2661401934","https://openalex.org/W2788891771","https://openalex.org/W3099743262","https://openalex.org/W3151328790","https://openalex.org/W4245194588","https://openalex.org/W6728882433"],"related_works":["https://openalex.org/W3005999147","https://openalex.org/W3164474614","https://openalex.org/W2171130799","https://openalex.org/W2005875039","https://openalex.org/W3173413269","https://openalex.org/W2015477599","https://openalex.org/W2548135880","https://openalex.org/W2144085790","https://openalex.org/W3177379469","https://openalex.org/W4386216112"],"abstract_inverted_index":{"General":[0],"purpose":[1],"processors":[2],"have":[3,92],"been":[4,93,140],"used":[5],"in":[6],"a":[7,40,67,131],"wide":[8],"variety":[9],"of":[10,43,47,54],"computational":[11,45,97],"and":[12,33,51,81,102,122],"modeling":[13],"applications.":[14],"However,":[15],"their":[16],"performance":[17,98],"is":[18,72,116],"not":[19],"always":[20],"sufficient":[21],"when":[22],"simulating":[23],"neural":[24,49],"networks,":[25],"which":[26,60],"are":[27],"widely":[28],"applied":[29],"to":[30,78,143],"signal":[31],"processing":[32],"pattern":[34],"recognition.":[35],"In":[36],"this":[37],"work,":[38],"after":[39],"systematic":[41],"study":[42],"the":[44,55,61,111,119,128,145],"requirements":[46],"such":[48],"networks":[50],"an":[52],"exploration":[53],"available":[56],"hardware":[57],"solutions":[58],"through":[59],"aforementioned":[62],"applications":[63],"can":[64],"be":[65],"accelerated,":[66],"modern":[68],"neuromorphic":[69,90],"circuit":[70],"structure":[71],"proposed":[73],"with":[74,95],"its":[75],"operation":[76],"attributed":[77],"memristor":[79,113,133,146],"devices":[80],"segmented":[82,114],"crossbar":[83,115],"architecture.":[84],"By":[85],"coupling":[86],"these":[87],"two":[88],"technologies,":[89],"circuits":[91],"designed":[94],"high":[96],"versus":[99],"integration":[100],"scale":[101],"power":[103],"consumption.":[104],"An":[105],"Ex-Situ":[106],"training":[107],"paradigm":[108],"based":[109],"on":[110,136],"advantageous":[112],"proposed,":[117],"using":[118],"MNIST":[120],"dataset":[121],"resulting":[123],"at":[124],"97%":[125],"accuracy.":[126],"At":[127],"same":[129],"time,":[130],"novel":[132],"tuning":[134],"method":[135],"1D1M":[137],"configuration":[138],"has":[139],"developed,":[141],"able":[142],"increase":[144],"programming":[147],"speed.":[148]},"counts_by_year":[{"year":2022,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}