{"id":"https://openalex.org/W2770771116","doi":"https://doi.org/10.1109/ecctd.2017.8093355","title":"A fully-differential class-AB OTA with CMRR improved by local feedback","display_name":"A fully-differential class-AB OTA with CMRR improved by local feedback","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2770771116","doi":"https://doi.org/10.1109/ecctd.2017.8093355","mag":"2770771116"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2017.8093355","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2017.8093355","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030782483","display_name":"Francesco Centurelli","orcid":"https://orcid.org/0000-0003-3880-2546"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"F. Centurelli","raw_affiliation_strings":["Dipartimento di Ingegneria dell'Informazione, Elettronica e Telecomunicazioni Universit\u00e0 di Roma La Sapienza, ITALY"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell'Informazione, Elettronica e Telecomunicazioni Universit\u00e0 di Roma La Sapienza, ITALY","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070430111","display_name":"Pietro Monsurr\u00f2","orcid":"https://orcid.org/0000-0002-3821-6566"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Monsurro","raw_affiliation_strings":["Dipartimento di Ingegneria dell'Informazione, Elettronica e Telecomunicazioni Universit\u00e0 di Roma La Sapienza, ITALY"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell'Informazione, Elettronica e Telecomunicazioni Universit\u00e0 di Roma La Sapienza, ITALY","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052777339","display_name":"Giorgio Parisi","orcid":"https://orcid.org/0000-0001-6500-5222"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Parisi","raw_affiliation_strings":["Dipartimento di Ingegneria dell'Informazione, Elettronica e Telecomunicazioni Universit\u00e0 di Roma La Sapienza, ITALY"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell'Informazione, Elettronica e Telecomunicazioni Universit\u00e0 di Roma La Sapienza, ITALY","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081472410","display_name":"Pasquale Tommasino","orcid":"https://orcid.org/0000-0002-3744-2158"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Tommasino","raw_affiliation_strings":["Dipartimento di Ingegneria dell'Informazione, Elettronica e Telecomunicazioni Universit\u00e0 di Roma La Sapienza, ITALY"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell'Informazione, Elettronica e Telecomunicazioni Universit\u00e0 di Roma La Sapienza, ITALY","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Trifiletti","raw_affiliation_strings":["Dipartimento di Ingegneria dell'Informazione, Elettronica e Telecomunicazioni Universit\u00e0 di Roma La Sapienza, ITALY"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell'Informazione, Elettronica e Telecomunicazioni Universit\u00e0 di Roma La Sapienza, ITALY","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5030782483"],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":0.2549,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.56167426,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11472","display_name":"Analytical Chemistry and Sensors","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1502","display_name":"Bioengineering"},"field":{"id":"https://openalex.org/fields/15","display_name":"Chemical Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6630949974060059},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.6569271683692932},{"id":"https://openalex.org/keywords/differential","display_name":"Differential (mechanical device)","score":0.5630936026573181},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5531125664710999},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5297756195068359},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.48074841499328613},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.4764814078807831},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.45087170600891113},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43781059980392456},{"id":"https://openalex.org/keywords/common-mode-rejection-ratio","display_name":"Common-mode rejection ratio","score":0.4177093505859375},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21287387609481812},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.20151963829994202},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18684878945350647},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.15286099910736084},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12359240651130676},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.1232810914516449},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09997430443763733}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6630949974060059},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.6569271683692932},{"id":"https://openalex.org/C93226319","wikidata":"https://www.wikidata.org/wiki/Q193137","display_name":"Differential (mechanical device)","level":2,"score":0.5630936026573181},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5531125664710999},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5297756195068359},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.48074841499328613},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.4764814078807831},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.45087170600891113},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43781059980392456},{"id":"https://openalex.org/C102309569","wikidata":"https://www.wikidata.org/wiki/Q1244941","display_name":"Common-mode rejection ratio","level":5,"score":0.4177093505859375},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21287387609481812},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.20151963829994202},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18684878945350647},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.15286099910736084},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12359240651130676},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.1232810914516449},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09997430443763733},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ecctd.2017.8093355","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2017.8093355","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/1119517","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/1119517","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5799999833106995,"display_name":"No poverty","id":"https://metadata.un.org/sdg/1"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1578814374","https://openalex.org/W1967807522","https://openalex.org/W1998284495","https://openalex.org/W2012963133","https://openalex.org/W2105411079","https://openalex.org/W2127142182","https://openalex.org/W2154597885","https://openalex.org/W2177594704","https://openalex.org/W2605659784"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W2171986175","https://openalex.org/W2089791793","https://openalex.org/W2038858740","https://openalex.org/W1491218245","https://openalex.org/W2780901075"],"abstract_inverted_index":{"The":[0],"fully":[1],"differential":[2],"class-AB":[3],"OTA":[4,75],"topology":[5,76],"by":[6],"Peluso":[7],"presents":[8],"a":[9,20,28,44,56,69],"poor":[10],"Common-Mode":[11],"Rejection":[12],"Ratio":[13],"(CMRR)":[14],"and":[15,36,47],"could":[16],"become":[17],"unusable":[18],"for":[19],"common-mode":[21],"gain":[22],"larger":[23],"than":[24],"1.":[25],"We":[26],"propose":[27],"local":[29],"feedback":[30],"loop":[31],"that":[32],"exploits":[33],"internal":[34],"nodes":[35],"triode-biased":[37],"transistors":[38],"to":[39],"improve":[40],"the":[41,60,64,73],"CMRR":[42,61],"with":[43],"limited":[45],"power":[46],"area":[48],"penalty.":[49],"Simulations":[50],"in":[51],"40-nm":[52],"CMOS":[53],"technology":[54],"show":[55],"net":[57],"improvement":[58],"of":[59,68],"without":[62],"affecting":[63],"differential-mode":[65],"behavior;":[66],"simulations":[67],"sample-":[70],"and-hold":[71],"exploiting":[72],"proposed":[74],"are":[77],"also":[78],"presented.":[79]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}