{"id":"https://openalex.org/W2769686281","doi":"https://doi.org/10.1109/ecctd.2017.8093353","title":"On the use of voltage conveyors for the synthesis of biquad filters and arbitrary networks","display_name":"On the use of voltage conveyors for the synthesis of biquad filters and arbitrary networks","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2769686281","doi":"https://doi.org/10.1109/ecctd.2017.8093353","mag":"2769686281"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2017.8093353","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2017.8093353","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030782483","display_name":"Francesco Centurelli","orcid":"https://orcid.org/0000-0003-3880-2546"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Francesco Centurelli","raw_affiliation_strings":["Dipartimento di Ingegneria dell'lnformazione, Elettronica e Telecomunicazioni Universit\u00e0 di Roma La Sapienza, ITALY"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell'lnformazione, Elettronica e Telecomunicazioni Universit\u00e0 di Roma La Sapienza, ITALY","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070430111","display_name":"Pietro Monsurr\u00f2","orcid":"https://orcid.org/0000-0002-3821-6566"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Pietro Monsurro","raw_affiliation_strings":["Dipartimento di Ingegneria dell'lnformazione, Elettronica e Telecomunicazioni Universit\u00e0 di Roma La Sapienza, ITALY"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell'lnformazione, Elettronica e Telecomunicazioni Universit\u00e0 di Roma La Sapienza, ITALY","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081472410","display_name":"Pasquale Tommasino","orcid":"https://orcid.org/0000-0002-3744-2158"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Pasquale Tommasino","raw_affiliation_strings":["Dipartimento di Ingegneria dell'lnformazione, Elettronica e Telecomunicazioni Universit\u00e0 di Roma La Sapienza, ITALY"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell'lnformazione, Elettronica e Telecomunicazioni Universit\u00e0 di Roma La Sapienza, ITALY","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Trifiletti","raw_affiliation_strings":["Dipartimento di Ingegneria dell'lnformazione, Elettronica e Telecomunicazioni Universit\u00e0 di Roma La Sapienza, ITALY"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell'lnformazione, Elettronica e Telecomunicazioni Universit\u00e0 di Roma La Sapienza, ITALY","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5030782483"],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":0.3824,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.60809499,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-biquad-filter","display_name":"Digital biquad filter","score":0.963177502155304},{"id":"https://openalex.org/keywords/current-conveyor","display_name":"Current conveyor","score":0.9377908706665039},{"id":"https://openalex.org/keywords/band-pass-filter","display_name":"Band-pass filter","score":0.5827764868736267},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5276542901992798},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.49991559982299805},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4847557246685028},{"id":"https://openalex.org/keywords/analogue-filter","display_name":"Analogue filter","score":0.47064918279647827},{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.4675620496273041},{"id":"https://openalex.org/keywords/electrical-impedance","display_name":"Electrical impedance","score":0.4657517075538635},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.45805585384368896},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.45419129729270935},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4227569103240967},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4098656177520752},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.3706900179386139},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3374512791633606},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3339642286300659},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.23463761806488037},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.0860670804977417}],"concepts":[{"id":"https://openalex.org/C14455310","wikidata":"https://www.wikidata.org/wiki/Q5276043","display_name":"Digital biquad filter","level":4,"score":0.963177502155304},{"id":"https://openalex.org/C110252649","wikidata":"https://www.wikidata.org/wiki/Q5195095","display_name":"Current conveyor","level":4,"score":0.9377908706665039},{"id":"https://openalex.org/C147788027","wikidata":"https://www.wikidata.org/wiki/Q2718101","display_name":"Band-pass filter","level":2,"score":0.5827764868736267},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5276542901992798},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.49991559982299805},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4847557246685028},{"id":"https://openalex.org/C176046018","wikidata":"https://www.wikidata.org/wiki/Q359205","display_name":"Analogue filter","level":4,"score":0.47064918279647827},{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.4675620496273041},{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.4657517075538635},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.45805585384368896},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.45419129729270935},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4227569103240967},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4098656177520752},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.3706900179386139},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3374512791633606},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3339642286300659},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.23463761806488037},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.0860670804977417},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ecctd.2017.8093353","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2017.8093353","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/1119511","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/1119511","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7099999785423279}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W342098007","https://openalex.org/W1573813033","https://openalex.org/W1966706428","https://openalex.org/W1979323334","https://openalex.org/W1995265378","https://openalex.org/W2001703889","https://openalex.org/W2005950655","https://openalex.org/W2010163609","https://openalex.org/W2020664983","https://openalex.org/W2035667652","https://openalex.org/W2050676600","https://openalex.org/W2082164660","https://openalex.org/W2102266129","https://openalex.org/W2121929927","https://openalex.org/W2127767636","https://openalex.org/W2128021643","https://openalex.org/W6611584715","https://openalex.org/W6678744043"],"related_works":["https://openalex.org/W2769686281","https://openalex.org/W2051874636","https://openalex.org/W2132809285","https://openalex.org/W2588077474","https://openalex.org/W1999699470","https://openalex.org/W2051288772","https://openalex.org/W4381329049","https://openalex.org/W1969431893","https://openalex.org/W3000365547","https://openalex.org/W1967543370"],"abstract_inverted_index":{"The":[0,30],"Voltage":[1],"Conveyor":[2,12],"(VCII)":[3],"is":[4,104,108],"the":[5,8,22,62,75,82,109,132,137,158,161],"dual":[6,84,110],"of":[7,27,111,139,160],"second":[9],"generation":[10],"Current":[11],"(CCII),":[13],"and":[14,38,41,47,117,147],"has":[15,32],"received":[16],"only":[17,95],"a":[18,33,42,86,112,148],"cursory":[19],"attention":[20],"in":[21],"literature,":[23],"probably":[24],"for":[25],"lack":[26],"interesting":[28],"applications.":[29],"VCII":[31],"current":[34],"buffer":[35,44],"between":[36,45,81],"Y":[37,63],"X":[39,46,76],"terminals,":[40],"voltage":[43],"Z":[48],"terminals.":[49],"In":[50],"this":[51,79],"way,":[52],"it":[53,55,68],"makes":[54],"easier":[56,69],"to":[57,70,131,136],"sum":[58,71],"(current)":[59,72],"signals":[60,73],"at":[61,74],"node,":[64],"whereas":[65],"CCIIs":[66],"make":[67],"node.":[77],"Exploiting":[78],"difference":[80],"two":[83],"circuits,":[85],"very":[87],"simple":[88],"N-port":[89,124],"synthesizer":[90,101],"can":[91,118],"be":[92,120],"obtained":[93],"using":[94,102,115],"N":[96],"VCIIs.":[97],"A":[98],"mixed-signal":[99],"Y-matrix":[100],"VCIIs":[103],"also":[105,119,155],"proposed,":[106],"which":[107],"similar":[113],"one":[114],"CCIIs,":[116],"used":[121],"as":[122],"an":[123,127],"analyzer,":[125],"with":[126,129],"advantage":[128],"respect":[130],"CCII-based":[133],"version":[134],"related":[135],"possibility":[138],"sensing":[140],"low-impedance":[141],"(voltage)":[142],"inputs.":[143],"An":[144],"inductor":[145],"emulator":[146],"lowpass":[149],"/":[150],"bandpass":[151],"biquad":[152],"filter":[153],"are":[154],"simulated,":[156],"showing":[157],"versatility":[159],"VCII.":[162]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}