{"id":"https://openalex.org/W2770778640","doi":"https://doi.org/10.1109/ecctd.2017.8093344","title":"Open-loop all-digital delay line with on-chip calibration via self-equalizing delays","display_name":"Open-loop all-digital delay line with on-chip calibration via self-equalizing delays","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2770778640","doi":"https://doi.org/10.1109/ecctd.2017.8093344","mag":"2770778640"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2017.8093344","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2017.8093344","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research.aalto.fi/en/publications/11467ea0-6db5-4d04-8d1e-5bb6f29f6467","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057778477","display_name":"Yury Antonov","orcid":"https://orcid.org/0000-0003-2431-2298"},"institutions":[{"id":"https://openalex.org/I9927081","display_name":"Aalto University","ror":"https://ror.org/020hwjq30","country_code":"FI","type":"education","lineage":["https://openalex.org/I9927081"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Yury Antonov","raw_affiliation_strings":["Department of Electronics and Nanoengineering, School of Electrical Engineering Aalto University, Espoo, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Nanoengineering, School of Electrical Engineering Aalto University, Espoo, Finland","institution_ids":["https://openalex.org/I9927081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064427706","display_name":"Kari Stadius","orcid":"https://orcid.org/0000-0001-8775-9287"},"institutions":[{"id":"https://openalex.org/I9927081","display_name":"Aalto University","ror":"https://ror.org/020hwjq30","country_code":"FI","type":"education","lineage":["https://openalex.org/I9927081"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Kari Stadius","raw_affiliation_strings":["Department of Electronics and Nanoengineering, School of Electrical Engineering Aalto University, Espoo, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Nanoengineering, School of Electrical Engineering Aalto University, Espoo, Finland","institution_ids":["https://openalex.org/I9927081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067233481","display_name":"Marko Kosunen","orcid":"https://orcid.org/0000-0002-2723-1859"},"institutions":[{"id":"https://openalex.org/I9927081","display_name":"Aalto University","ror":"https://ror.org/020hwjq30","country_code":"FI","type":"education","lineage":["https://openalex.org/I9927081"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Marko Kosunen","raw_affiliation_strings":["Department of Electronics and Nanoengineering, School of Electrical Engineering Aalto University, Espoo, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Nanoengineering, School of Electrical Engineering Aalto University, Espoo, Finland","institution_ids":["https://openalex.org/I9927081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002785746","display_name":"Jussi Ryyn\u00e4nen","orcid":"https://orcid.org/0000-0002-2241-092X"},"institutions":[{"id":"https://openalex.org/I9927081","display_name":"Aalto University","ror":"https://ror.org/020hwjq30","country_code":"FI","type":"education","lineage":["https://openalex.org/I9927081"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jussi Ryynanen","raw_affiliation_strings":["Department of Electronics and Nanoengineering, School of Electrical Engineering Aalto University, Espoo, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Nanoengineering, School of Electrical Engineering Aalto University, Espoo, Finland","institution_ids":["https://openalex.org/I9927081"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1462,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.53866795,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"15","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.7090685367584229},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6399889588356018},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.6353349089622498},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.5892095565795898},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.5151757001876831},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4944169521331787},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.47616809606552124},{"id":"https://openalex.org/keywords/digital-delay-line","display_name":"Digital delay line","score":0.45931556820869446},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.4275636076927185},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.41726383566856384},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3776130676269531},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.35154736042022705},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.27055007219314575},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.26919031143188477},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.22060108184814453},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.17744407057762146},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15738430619239807},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.14642801880836487},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14071613550186157},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.10991150140762329},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10113036632537842}],"concepts":[{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.7090685367584229},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6399889588356018},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.6353349089622498},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.5892095565795898},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.5151757001876831},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4944169521331787},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.47616809606552124},{"id":"https://openalex.org/C30847790","wikidata":"https://www.wikidata.org/wiki/Q4505961","display_name":"Digital delay line","level":4,"score":0.45931556820869446},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.4275636076927185},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.41726383566856384},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3776130676269531},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.35154736042022705},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.27055007219314575},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.26919031143188477},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.22060108184814453},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.17744407057762146},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15738430619239807},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.14642801880836487},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14071613550186157},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.10991150140762329},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10113036632537842},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ecctd.2017.8093344","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2017.8093344","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},{"id":"pmh:oai:aaltodoc.aalto.fi:123456789/113378","is_oa":true,"landing_page_url":"https://research.aalto.fi/en/publications/11467ea0-6db5-4d04-8d1e-5bb6f29f6467","pdf_url":null,"source":{"id":"https://openalex.org/S4306401662","display_name":"Aaltodoc (Aalto University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I9927081","host_organization_name":"Aalto University","host_organization_lineage":["https://openalex.org/I9927081"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"acceptedVersion"}],"best_oa_location":{"id":"pmh:oai:aaltodoc.aalto.fi:123456789/113378","is_oa":true,"landing_page_url":"https://research.aalto.fi/en/publications/11467ea0-6db5-4d04-8d1e-5bb6f29f6467","pdf_url":null,"source":{"id":"https://openalex.org/S4306401662","display_name":"Aaltodoc (Aalto University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I9927081","host_organization_name":"Aalto University","host_organization_lineage":["https://openalex.org/I9927081"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"acceptedVersion"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321108","display_name":"Academy of Finland","ror":"https://ror.org/05k73zm37"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1740768034","https://openalex.org/W1898434315","https://openalex.org/W1919725349","https://openalex.org/W2005421687","https://openalex.org/W2029964026","https://openalex.org/W2158028499","https://openalex.org/W2164756901","https://openalex.org/W2496437387","https://openalex.org/W2759248880"],"related_works":["https://openalex.org/W1550227479","https://openalex.org/W1968064324","https://openalex.org/W2018125224","https://openalex.org/W2021301020","https://openalex.org/W3136073895","https://openalex.org/W1940835417","https://openalex.org/W2158959564","https://openalex.org/W2238242051","https://openalex.org/W4380048213","https://openalex.org/W3137507009"],"abstract_inverted_index":{"A":[0],"novel":[1],"calibration":[2,125],"technique":[3],"and":[4,36,57],"its":[5],"all-digital":[6],"implementation":[7],"for":[8],"the":[9,25,45,49,54,123],"open-loop":[10],"delay":[11,22,47,59,71,75,83],"line":[12,26,50,76,84],"is":[13,51,60,85],"presented.":[14],"Fully":[15],"autonomous":[16],"approach":[17],"iteratively":[18],"compares":[19],"each":[20],"digitally-controlled":[21],"stage":[23,35],"of":[24,48,69,91,95,104],"with":[27,53],"an":[28],"on-chip":[29],"reference":[30,58,70],"delay,":[31],"correspondingly":[32],"tuning":[33],"selected":[34],"memorizing":[37],"associated":[38],"settings.":[39,81],"After":[40],"correcting":[41],"all":[42],"individual":[43],"stages,":[44],"total":[46],"compared":[52],"external":[55],"period":[56],"then":[61],"readjusted.":[62],"When":[63],"on-board":[64],"settling":[65],"monitor":[66],"observes":[67],"repetition":[68],"settings,":[72],"it":[73],"locks":[74],"by":[77,107],"applying":[78,122],"previously":[79],"collected":[80],"The":[82],"shown":[86],"to":[87,111,119,126],"lock":[88],"in":[89,114],"presence":[90],"30%":[92],"static":[93],"offset":[94],"delays":[96,105],"from":[97],"their":[98],"designed":[99],"values.":[100],"Furthermore,":[101],"random":[102],"spread":[103],"worsened":[106],"3":[108],"times":[109],"(5%pp":[110],"15%pp)":[112],"results":[113],"only":[115],"2%":[116],"decline":[117],"(3%pp":[118],"5%pp)":[120],"after":[121],"proposed":[124],"16-delays":[127],"line.":[128]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}