{"id":"https://openalex.org/W2770712436","doi":"https://doi.org/10.1109/ecctd.2017.8093305","title":"Design of a wood tissue impedance emulator in monolithic form","display_name":"Design of a wood tissue impedance emulator in monolithic form","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2770712436","doi":"https://doi.org/10.1109/ecctd.2017.8093305","mag":"2770712436"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2017.8093305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2017.8093305","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076313638","display_name":"Costas Vastarouchas","orcid":"https://orcid.org/0000-0003-1563-4834"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Costas Vastarouchas","raw_affiliation_strings":["Dept. of Physics, University of Patras, Rio Patras, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Physics, University of Patras, Rio Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035277126","display_name":"\u0393\u03b5\u03c9\u03c1\u03b3\u03af\u03b1 \u03a4\u03c3\u03b9\u03c1\u03b9\u03bc\u03ce\u03ba\u03bf\u03c5","orcid":"https://orcid.org/0000-0002-1289-0069"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgia Tsirimokou","raw_affiliation_strings":["Dept. of Physics, University of Patras, Rio Patras, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Physics, University of Patras, Rio Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027409359","display_name":"Todd J. Freeborn","orcid":"https://orcid.org/0000-0001-9979-7301"},"institutions":[{"id":"https://openalex.org/I17301866","display_name":"University of Alabama","ror":"https://ror.org/03xrrjk67","country_code":"US","type":"education","lineage":["https://openalex.org/I17301866"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Todd Freeborn","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, The University of Alabama, Tuscaloosa, Alabama, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, The University of Alabama, Tuscaloosa, Alabama, USA","institution_ids":["https://openalex.org/I17301866"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024687676","display_name":"Costas Psychalinos","orcid":"https://orcid.org/0000-0002-0817-7228"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Costas Psychalinos","raw_affiliation_strings":["Dept. of Physics, University of Patras, Rio Patras, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Physics, University of Patras, Rio Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039814573","display_name":"Ahmed S. Elwakil","orcid":"https://orcid.org/0000-0002-3972-5434"},"institutions":[{"id":"https://openalex.org/I29891158","display_name":"University of Sharjah","ror":"https://ror.org/00engpz63","country_code":"AE","type":"education","lineage":["https://openalex.org/I29891158"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Ahmed Elwakil","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, University of Sharjah, Sharjah"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Sharjah, Sharjah","institution_ids":["https://openalex.org/I29891158"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6563,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.68911457,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"47","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electrical-impedance","display_name":"Electrical impedance","score":0.6287449598312378},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5147891044616699},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4814969301223755},{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.4799230694770813},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.47496554255485535},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46122580766677856},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4555162489414215},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44694069027900696},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4081392288208008},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3066006600856781},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30508357286453247},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08235108852386475}],"concepts":[{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.6287449598312378},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5147891044616699},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4814969301223755},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.4799230694770813},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.47496554255485535},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46122580766677856},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4555162489414215},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44694069027900696},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4081392288208008},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3066006600856781},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30508357286453247},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08235108852386475},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2017.8093305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2017.8093305","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1562396192","https://openalex.org/W1595966205","https://openalex.org/W1797405740","https://openalex.org/W1942554340","https://openalex.org/W2000327557","https://openalex.org/W2005010408","https://openalex.org/W2007422900","https://openalex.org/W2033335680","https://openalex.org/W2040857926","https://openalex.org/W2079525922","https://openalex.org/W2094706142","https://openalex.org/W2098455411","https://openalex.org/W2145282011","https://openalex.org/W2161411167","https://openalex.org/W2170400895","https://openalex.org/W2607214667","https://openalex.org/W2613025331","https://openalex.org/W6681623603"],"related_works":["https://openalex.org/W2548900738","https://openalex.org/W2366149815","https://openalex.org/W2024541028","https://openalex.org/W2551134471","https://openalex.org/W2083133874","https://openalex.org/W2049825041","https://openalex.org/W4388044664","https://openalex.org/W2009938313","https://openalex.org/W1963878710","https://openalex.org/W1544954528"],"abstract_inverted_index":{"Wood":[0],"tissue":[1,77,101],"impedance":[2],"is":[3,20,84,112,120],"known":[4],"to":[5,33,140],"possess":[6],"fractional-order":[7,99],"characteristics":[8,41,73],"which":[9],"can":[10],"be":[11],"emulated":[12,44,76],"using":[13,122],"appropriately":[14],"configured":[15],"RC":[16],"networks.":[17],"However,":[18],"this":[19,48,92],"not":[21],"an":[22,94],"optimum":[23],"solution":[24],"from":[25],"the":[26,34,40,43,56,72,75,98,117,123,132,143],"design":[27],"flexibility":[28],"point":[29],"of":[30,36,39,42,70,74,97,116],"view,":[31],"due":[32],"absence":[35],"on-line":[37],"tunability":[38],"impedance.":[45],"To":[46],"overcome":[47],"difficulty,":[49],"active":[50,57],"emulators":[51],"have":[52],"been":[53],"introduced,":[54],"where":[55],"elements":[58],"are":[59],"Operational":[60],"Transconductance":[61],"Amplifiers":[62],"(OTAs).":[63],"This":[64],"offers":[65],"electronically":[66],"tunable":[67],"structures":[68],"capable":[69,85],"capturing":[71],"under":[78],"different":[79],"conditions.":[80],"In":[81,91],"addition,":[82],"it":[83],"for":[86,103],"implementation":[87],"in":[88,105,109],"monolithic":[89],"form.":[90],"work,":[93],"integrated":[95],"emulator":[96,119],"wood":[100,110],"model":[102],"application":[104],"monitoring":[106],"moisture":[107],"gradients":[108],"products":[111],"presented.":[113],"The":[114],"operation":[115],"proposed":[118],"verified":[121],"Cadence":[124],"software":[125],"and":[126,138],"MOS":[127],"transistor":[128],"models":[129],"provided":[130],"by":[131],"AMS":[133],"0.35":[134],"\u03bcm":[135],"CMOS":[136],"process":[137],"confirmed":[139],"operate":[141],"within":[142],"desired":[144],"specifications.":[145]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}