{"id":"https://openalex.org/W2770277827","doi":"https://doi.org/10.1109/ecctd.2017.8093280","title":"Emulating CNN with template learning on FPGA","display_name":"Emulating CNN with template learning on FPGA","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2770277827","doi":"https://doi.org/10.1109/ecctd.2017.8093280","mag":"2770277827"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2017.8093280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2017.8093280","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011733304","display_name":"Erdem K\u00f6se","orcid":"https://orcid.org/0000-0002-6763-680X"},"institutions":[{"id":"https://openalex.org/I109297418","display_name":"Gebze Technical University","ror":"https://ror.org/01sdnnq10","country_code":"TR","type":"education","lineage":["https://openalex.org/I109297418"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Erdem Kose","raw_affiliation_strings":["Department of Electronics Engineering, Gebze Technical University, Turkey"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Gebze Technical University, Turkey","institution_ids":["https://openalex.org/I109297418"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074182981","display_name":"M\u00fc\u015ftak E. Yal\u00e7\u0131n","orcid":"https://orcid.org/0000-0003-3377-2560"},"institutions":[{"id":"https://openalex.org/I48912391","display_name":"Istanbul Technical University","ror":"https://ror.org/059636586","country_code":"TR","type":"education","lineage":["https://openalex.org/I48912391"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Mustak E. Yalcin","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Istanbul Technical University, Istanbul, Turkey"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Istanbul Technical University, Istanbul, Turkey","institution_ids":["https://openalex.org/I48912391"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2197,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.60771402,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"4","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8008894920349121},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7533431649208069},{"id":"https://openalex.org/keywords/template","display_name":"Template","score":0.7489751577377319},{"id":"https://openalex.org/keywords/cellular-neural-network","display_name":"Cellular neural network","score":0.7132726907730103},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5848416090011597},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.5144167542457581},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.5076590776443481},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49819183349609375},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.49142253398895264},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.45700347423553467},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43457329273223877},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42135581374168396},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3639621138572693},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3270595371723175},{"id":"https://openalex.org/keywords/pattern-recognition","display_name":"Pattern recognition (psychology)","score":0.3210682272911072}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8008894920349121},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7533431649208069},{"id":"https://openalex.org/C82714645","wikidata":"https://www.wikidata.org/wiki/Q438331","display_name":"Template","level":2,"score":0.7489751577377319},{"id":"https://openalex.org/C812465","wikidata":"https://www.wikidata.org/wiki/Q5058375","display_name":"Cellular neural network","level":3,"score":0.7132726907730103},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5848416090011597},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.5144167542457581},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.5076590776443481},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49819183349609375},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.49142253398895264},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.45700347423553467},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43457329273223877},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42135581374168396},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3639621138572693},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3270595371723175},{"id":"https://openalex.org/C153180895","wikidata":"https://www.wikidata.org/wiki/Q7148389","display_name":"Pattern recognition (psychology)","level":2,"score":0.3210682272911072},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ecctd.2017.8093280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2017.8093280","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},{"id":"pmh:oai:polen.itu.edu.tr:11527/59414","is_oa":false,"landing_page_url":"https://hdl.handle.net/11527/59414","pdf_url":null,"source":{"id":"https://openalex.org/S4306400460","display_name":"Istanbul Technical University Academic Open Archive (Istanbul Technical University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I48912391","host_organization_name":"Istanbul Technical University","host_organization_lineage":["https://openalex.org/I48912391"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W75082849","https://openalex.org/W1962726967","https://openalex.org/W1978825047","https://openalex.org/W2050127689","https://openalex.org/W2056717940","https://openalex.org/W2073696076","https://openalex.org/W2090192869","https://openalex.org/W2125009059","https://openalex.org/W2130416988","https://openalex.org/W2133665775","https://openalex.org/W2160121923","https://openalex.org/W2207050309","https://openalex.org/W6662971950"],"related_works":["https://openalex.org/W2121300814","https://openalex.org/W4234406076","https://openalex.org/W206608699","https://openalex.org/W1948926777","https://openalex.org/W2024633643","https://openalex.org/W2489260869","https://openalex.org/W2000135173","https://openalex.org/W2109777433","https://openalex.org/W2782572599","https://openalex.org/W1489779630"],"abstract_inverted_index":{"A":[0],"2-D":[1],"Cellular":[2],"Neural":[3],"Network":[4],"structure":[5],"with":[6,77,116],"space":[7],"invariant":[8],"neural":[9],"weights":[10],"is":[11,59,63,100],"widely":[12],"used":[13],"in":[14,95],"image":[15],"processing":[16],"applications.":[17,36],"Recent":[18],"advances":[19],"VLSI":[20],"technology":[21],"appears":[22],"to":[23,27,65],"be":[24,89],"very":[25],"promising":[26],"use":[28],"discrete":[29],"time":[30,34],"CNNs":[31],"for":[32],"real":[33],"vision":[35],"In":[37],"this":[38],"paper,":[39],"a":[40,46,52,67,92,103],"system-on-chip":[41],"implementation":[42],"which":[43,54],"consists":[44],"of":[45],"new":[47],"CNN":[48,69],"emulator":[49],"design":[50,62,84,99],"and":[51,74,110,114],"processor":[53],"performs":[55],"template":[56],"learning":[57,93],"algorithm":[58],"shown.":[60],"SoC":[61,83,98],"programmed":[64],"perform":[66],"sequential":[68],"operations":[70],"on":[71,102,108],"different":[72,78],"input":[73],"state":[75],"images":[76],"templates.":[79],"Furthermore,":[80],"the":[81],"presented":[82,113],"allows":[85],"that":[86],"templates":[87],"can":[88],"updated":[90],"by":[91],"algoritm":[94],"run":[96],"time.":[97],"realised":[101],"target":[104],"FPGA.":[105],"Test":[106],"results":[107],"FPGA":[109],"MATLAB":[111],"are":[112],"compared":[115],"structural":[117],"similarity":[118],"map.":[119]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}