{"id":"https://openalex.org/W2039537545","doi":"https://doi.org/10.1109/ecctd.2013.6662319","title":"Extended constraint management for analog and mixed-signal IC design","display_name":"Extended constraint management for analog and mixed-signal IC design","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2039537545","doi":"https://doi.org/10.1109/ecctd.2013.6662319","mag":"2039537545"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2013.6662319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2013.6662319","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030840336","display_name":"Andreas Krinke","orcid":"https://orcid.org/0000-0001-7081-4104"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Krinke","raw_affiliation_strings":["Dresden University of Technology, Dresden, Germany","Dresden University of Technology , Dresden , Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dresden University of Technology, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Dresden University of Technology , Dresden , Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042969002","display_name":"Maximilian Mittag","orcid":null},"institutions":[{"id":"https://openalex.org/I889804353","display_name":"Robert Bosch (Germany)","ror":"https://ror.org/01fe0jt45","country_code":"DE","type":"company","lineage":["https://openalex.org/I889804353"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Maximilian Mittag","raw_affiliation_strings":["Robert Bosch GmbH, Reutlingen, Germany","Robert Bosch GmBH Reutlingen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Robert Bosch GmbH, Reutlingen, Germany","institution_ids":["https://openalex.org/I889804353"]},{"raw_affiliation_string":"Robert Bosch GmBH Reutlingen, Germany","institution_ids":["https://openalex.org/I889804353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108527309","display_name":"G\u00f6ran Jerke","orcid":null},"institutions":[{"id":"https://openalex.org/I889804353","display_name":"Robert Bosch (Germany)","ror":"https://ror.org/01fe0jt45","country_code":"DE","type":"company","lineage":["https://openalex.org/I889804353"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Goran Jerke","raw_affiliation_strings":["Robert Bosch GmbH, Reutlingen, Germany","Robert Bosch GmBH Reutlingen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Robert Bosch GmbH, Reutlingen, Germany","institution_ids":["https://openalex.org/I889804353"]},{"raw_affiliation_string":"Robert Bosch GmBH Reutlingen, Germany","institution_ids":["https://openalex.org/I889804353"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070654831","display_name":"Jens Lienig","orcid":"https://orcid.org/0000-0002-2140-4587"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Lienig","raw_affiliation_strings":["Dresden University of Technology, Dresden, Germany","Dresden University of Technology , Dresden , Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dresden University of Technology, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Dresden University of Technology , Dresden , Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5858,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.83439545,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7107478976249695},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6818281412124634},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6517151594161987},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.6064868569374084},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5798465609550476},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5227539539337158},{"id":"https://openalex.org/keywords/blocking","display_name":"Blocking (statistics)","score":0.4602900743484497},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4404469430446625},{"id":"https://openalex.org/keywords/transformation","display_name":"Transformation (genetics)","score":0.41928938031196594},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3684977889060974},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3505987524986267},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3414682149887085},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2657434940338135},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2632729709148407}],"concepts":[{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7107478976249695},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6818281412124634},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6517151594161987},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.6064868569374084},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5798465609550476},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5227539539337158},{"id":"https://openalex.org/C144745244","wikidata":"https://www.wikidata.org/wiki/Q4927286","display_name":"Blocking (statistics)","level":2,"score":0.4602900743484497},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4404469430446625},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.41928938031196594},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3684977889060974},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3505987524986267},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3414682149887085},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2657434940338135},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2632729709148407},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2013.6662319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2013.6662319","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W122493896","https://openalex.org/W1484996999","https://openalex.org/W1499891147","https://openalex.org/W1551544000","https://openalex.org/W2097066086","https://openalex.org/W2116962939","https://openalex.org/W2170438614","https://openalex.org/W2244522191","https://openalex.org/W3023602648","https://openalex.org/W3145069811","https://openalex.org/W6628987306","https://openalex.org/W6792990783"],"related_works":["https://openalex.org/W2059530328","https://openalex.org/W3011978806","https://openalex.org/W2743305891","https://openalex.org/W3205162826","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W2951650892","https://openalex.org/W2331259470","https://openalex.org/W2295569708","https://openalex.org/W4242619554"],"abstract_inverted_index":{"The":[0,83],"consideration":[1],"of":[2,6,16,67,85,96,102],"a":[3,11,36,42,64],"growing":[4],"number":[5],"design":[7,15,81],"constraints":[8,61,70,95],"is":[9,23],"becoming":[10],"bottleneck":[12],"in":[13,28,78,105],"the":[14,91,99,113],"analog":[17],"and":[18,22,48,54],"mixed-signal":[19],"integrated":[20,75],"circuits":[21],"blocking":[24],"more,":[25],"much-needed":[26],"automation":[27],"this":[29,32,97],"area.":[30],"In":[31],"paper,":[33],"we":[34],"propose":[35],"solution":[37],"to":[38,57],"these":[39,69],"issues":[40],"with":[41],"new":[43],"methodology":[44],"for":[45,112],"constraint":[46,88],"propagation":[47],"transformation.":[49],"This":[50],"technique":[51],"allows":[52],"designers":[53],"software":[55],"tools":[56],"consider":[58],"all":[59],"relevant":[60],"when":[62],"modifying":[63],"design,":[65],"regardless":[66],"where":[68],"were":[71],"originally":[72],"created.":[73],"We":[74],"our":[76],"ideas":[77],"an":[79,86],"industrial":[80],"flow.":[82],"implementation":[84],"electrical":[87],"type":[89,98],"demonstrates":[90],"practical":[92],"relevance.":[93],"With":[94],"ON":[100],"resistance":[101],"power":[103,107],"stages":[104],"smart":[106],"ICs":[108],"can":[109],"be":[110],"limited":[111],"first":[114],"time.":[115]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}