{"id":"https://openalex.org/W2006659169","doi":"https://doi.org/10.1109/ecctd.2013.6662227","title":"Method of modeling analog circuits in verilog for mixed-signal design simulations","display_name":"Method of modeling analog circuits in verilog for mixed-signal design simulations","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2006659169","doi":"https://doi.org/10.1109/ecctd.2013.6662227","mag":"2006659169"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2013.6662227","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2013.6662227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082931379","display_name":"Carsten Wegener","orcid":null},"institutions":[{"id":"https://openalex.org/I2799856747","display_name":"Dialog Semiconductor (Germany)","ror":"https://ror.org/03j0xs842","country_code":"DE","type":"company","lineage":["https://openalex.org/I2799856747"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Carsten Wegener","raw_affiliation_strings":["Corporate Engineering, Germering, Germany","Corp. Eng., Dialog Semicond. GmbH, Germering, Germany"],"affiliations":[{"raw_affiliation_string":"Corporate Engineering, Germering, Germany","institution_ids":[]},{"raw_affiliation_string":"Corp. Eng., Dialog Semicond. GmbH, Germering, Germany","institution_ids":["https://openalex.org/I2799856747"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5082931379"],"corresponding_institution_ids":["https://openalex.org/I2799856747"],"apc_list":null,"apc_paid":null,"fwci":0.9458,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.77747832,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.7896133661270142},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7351180911064148},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6591860055923462},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5785544514656067},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.5735832452774048},{"id":"https://openalex.org/keywords/electronic-circuit-design","display_name":"Electronic circuit design","score":0.5687821507453918},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.5182380676269531},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.506344199180603},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.47584104537963867},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45443668961524963},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4513767957687378},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4195694625377655},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.4121830463409424},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.34210777282714844},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26686298847198486},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2228606641292572},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17492732405662537},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16050168871879578},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.1486022174358368},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.14467570185661316},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.09008586406707764},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.05759379267692566}],"concepts":[{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.7896133661270142},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7351180911064148},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6591860055923462},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5785544514656067},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.5735832452774048},{"id":"https://openalex.org/C99149447","wikidata":"https://www.wikidata.org/wiki/Q5358339","display_name":"Electronic circuit design","level":3,"score":0.5687821507453918},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.5182380676269531},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.506344199180603},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.47584104537963867},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45443668961524963},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4513767957687378},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4195694625377655},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.4121830463409424},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.34210777282714844},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26686298847198486},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2228606641292572},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17492732405662537},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16050168871879578},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.1486022174358368},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.14467570185661316},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.09008586406707764},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.05759379267692566},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2013.6662227","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2013.6662227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2011322707","https://openalex.org/W2036914554","https://openalex.org/W2100605856","https://openalex.org/W2113448755","https://openalex.org/W2127201524","https://openalex.org/W2147630201","https://openalex.org/W2155909900","https://openalex.org/W2537161282"],"related_works":["https://openalex.org/W4242258007","https://openalex.org/W2155285526","https://openalex.org/W2007222089","https://openalex.org/W2394022884","https://openalex.org/W2185815555","https://openalex.org/W2071235072","https://openalex.org/W1924227955","https://openalex.org/W4242038055","https://openalex.org/W1493881961","https://openalex.org/W2128579103"],"abstract_inverted_index":{"Simulating":[0],"mixed-signal":[1,80],"circuit":[2,12,27,65,81,116,158],"designs":[3],"needs":[4],"to":[5,54],"bridge":[6],"between":[7],"the":[8,15,20,26,39,45,56,75,79,83,87,121,141,151,156],"analog":[9,21,40,57,76,98,109,115,157],"and":[10,17,22,41,133,138],"digital":[11,23,42,59,64,152],"domains.":[13],"Preserving":[14],"behavior":[16],"structure":[18],"of":[19,25,44,72,78,107,123,131,143],"parts":[24,43],"is":[28,68,117,136],"possible":[29],"with":[30,155],"Hardware":[31],"Description":[32],"Languages":[33],"(HDLs),":[34],"such":[35],"as":[36],"Verilog-AMS.":[37],"However,":[38],"design":[46,60,153],"are":[47,168],"typically":[48],"developed":[49],"in":[50,82,111],"simulation":[51],"environments":[52],"tailored":[53],"either":[55],"or":[58],"flow":[61],"requirements.":[62],"For":[63],"development,":[66],"Verilog":[67,84,162],"a":[69,91,105,127],"popular":[70],"choice":[71],"HDL.":[73],"Including":[74],"part":[77],"description":[85],"without":[86],"AMS":[88],"extension":[89],"requires":[90],"modeling":[92,108,132],"strategy":[93],"that":[94],"can":[95,149],"preserve":[96],"fundamental":[97],"behavior.":[99],"In":[100],"this":[101],"contribution":[102],"we":[103],"describe":[104],"method":[106,130],"sub-circuits":[110,124],"Verilog.":[112],"The":[113],"higher-level":[114],"modeled":[118],"by":[119],"netlisting":[120,135],"connectivity":[122],"based":[125],"on":[126,159],"schematic.":[128],"This":[129],"hierarchical":[134],"scalable":[137],"demonstrated":[139],"for":[140],"example":[142],"an":[144],"Analog-to-Digital":[145],"Converter":[146],"(ADC).":[147],"We":[148],"simulate":[150],"interacting":[154],"any":[160],"standard":[161],"simulator,":[163],"thus,":[164],"(proprietary)":[165],"language":[166],"extensions":[167],"not":[169],"required.":[170]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}