{"id":"https://openalex.org/W1978825047","doi":"https://doi.org/10.1109/ecctd.2013.6662202","title":"NERO mastering 300k CNN cells","display_name":"NERO mastering 300k CNN cells","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W1978825047","doi":"https://doi.org/10.1109/ecctd.2013.6662202","mag":"1978825047"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2013.6662202","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2013.6662202","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022074775","display_name":"Robert Braunschweig","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Robert Braunschweig","raw_affiliation_strings":["Faculty of Electrical and Computer Engineering, Technische Universit\u00e4t Dresden, Dresden, Germany","Inst. of Fundamentals of Electr. Eng., Tech. Univ. Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Inst. of Fundamentals of Electr. Eng., Tech. Univ. Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101617193","display_name":"Jens M\u00fcller","orcid":"https://orcid.org/0000-0001-9875-3534"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Muller","raw_affiliation_strings":["Faculty of Electrical and Computer Engineering, Technische Universit\u00e4t Dresden, Dresden, Germany","Inst. of Fundamentals of Electr. Eng., Tech. Univ. Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Inst. of Fundamentals of Electr. Eng., Tech. Univ. Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033951881","display_name":"Jan M\u00fcller","orcid":"https://orcid.org/0000-0001-8085-4599"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jan Muller","raw_affiliation_strings":["Faculty of Electrical and Computer Engineering, Technische Universit\u00e4t Dresden, Dresden, Germany","Inst. of Fundamentals of Electr. Eng., Tech. Univ. Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Inst. of Fundamentals of Electr. Eng., Tech. Univ. Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012451668","display_name":"Ronald Tetzlaff","orcid":"https://orcid.org/0000-0001-7436-0103"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ronald Tetzlaff","raw_affiliation_strings":["Faculty of Electrical and Computer Engineering, Technische Universit\u00e4t Dresden, Dresden, Germany","Inst. of Fundamentals of Electr. Eng., Tech. Univ. Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Inst. of Fundamentals of Electr. Eng., Tech. Univ. Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9787999987602234,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8550254702568054},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8338056802749634},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7459279298782349},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7144138813018799},{"id":"https://openalex.org/keywords/cellular-neural-network","display_name":"Cellular neural network","score":0.6346656084060669},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.6018111109733582},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5968058705329895},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.511539101600647},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.45034828782081604},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.44555217027664185},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42677438259124756},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38432663679122925},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3693044185638428},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17991787195205688},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.17970043420791626},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11913427710533142},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.11238053441047668},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08206447958946228}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8550254702568054},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8338056802749634},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7459279298782349},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7144138813018799},{"id":"https://openalex.org/C812465","wikidata":"https://www.wikidata.org/wiki/Q5058375","display_name":"Cellular neural network","level":3,"score":0.6346656084060669},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.6018111109733582},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5968058705329895},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.511539101600647},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.45034828782081604},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.44555217027664185},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42677438259124756},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38432663679122925},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3693044185638428},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17991787195205688},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.17970043420791626},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11913427710533142},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.11238053441047668},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08206447958946228},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2013.6662202","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2013.6662202","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W35280093","https://openalex.org/W2018669830","https://openalex.org/W2052773149","https://openalex.org/W2090192869","https://openalex.org/W2120283686","https://openalex.org/W2125009059","https://openalex.org/W2139946453","https://openalex.org/W2160121923","https://openalex.org/W2161331734","https://openalex.org/W2170106304","https://openalex.org/W4234892375","https://openalex.org/W4248832422"],"related_works":["https://openalex.org/W2154523322","https://openalex.org/W2083200807","https://openalex.org/W2364195017","https://openalex.org/W2049983405","https://openalex.org/W2355430452","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W2782572599"],"abstract_inverted_index":{"A":[0,16],"novel":[1],"massively-parallel":[2],"fine-grain":[3],"architecture":[4,57],"featuring":[5],"a":[6,24,51,67],"digital":[7],"emulation":[8],"of":[9,29,45,55],"Cellular":[10],"Nonlinear":[11],"Networks":[12],"(CNN)":[13],"is":[14,20,36],"presented.":[15],"virtual":[17],"cellular":[18],"network":[19],"processed":[21],"line-by-line":[22],"by":[23],"locally":[25],"connected":[26],"linear":[27],"array":[28],"processing":[30],"elements.":[31],"The":[32],"resulting":[33],"computing":[34],"system":[35],"able":[37],"to":[38,61,70],"execute":[39],"complex":[40],"CNN":[41],"program":[42],"code":[43],"consisting":[44],"consecutive":[46],"operations.":[47],"Furthermore":[48],"we":[49],"present":[50],"scalable":[52],"FPGA":[53],"implementation":[54],"this":[56],"for":[58],"currently":[59],"up":[60,69],"480":[62],"\u00d7":[63],"640":[64],"cells":[65],"with":[66],"precision":[68],"18":[71],"bit.":[72]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":6}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}