{"id":"https://openalex.org/W2039031928","doi":"https://doi.org/10.1109/ecctd.2013.6662196","title":"Live demonstration: Ethernet communication linking two large-scale neuromorphic systems","display_name":"Live demonstration: Ethernet communication linking two large-scale neuromorphic systems","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2039031928","doi":"https://doi.org/10.1109/ecctd.2013.6662196","mag":"2039031928"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2013.6662196","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2013.6662196","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003942211","display_name":"Johannes Partzsch","orcid":"https://orcid.org/0000-0002-6286-5064"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J. Partzsch","raw_affiliation_strings":["Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany","Dept. of Parallel VLSI Syst. & Neural Circuits, Tech. Univ. Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany","institution_ids":[]},{"raw_affiliation_string":"Dept. of Parallel VLSI Syst. & Neural Circuits, Tech. Univ. Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071241846","display_name":"Christian Mayr","orcid":"https://orcid.org/0000-0003-3502-0872"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"C. Mayr","raw_affiliation_strings":["Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany","Dept. of Parallel VLSI Syst. & Neural Circuits, Tech. Univ. Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany","institution_ids":[]},{"raw_affiliation_string":"Dept. of Parallel VLSI Syst. & Neural Circuits, Tech. Univ. Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072679919","display_name":"Bernhard Vogginger","orcid":"https://orcid.org/0000-0001-9042-5405"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"B. Vogginger","raw_affiliation_strings":["Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany","Dept. of Parallel VLSI Syst. & Neural Circuits, Tech. Univ. Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany","institution_ids":[]},{"raw_affiliation_string":"Dept. of Parallel VLSI Syst. & Neural Circuits, Tech. Univ. Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110046407","display_name":"Ren\u00e9 Sch\u00fcffny","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Schuffny","raw_affiliation_strings":["Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany","Dept. of Parallel VLSI Syst. & Neural Circuits, Tech. Univ. Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany","institution_ids":[]},{"raw_affiliation_string":"Dept. of Parallel VLSI Syst. & Neural Circuits, Tech. Univ. Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015862358","display_name":"Alexander Rast","orcid":"https://orcid.org/0000-0001-9934-7191"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"A. Rast","raw_affiliation_strings":["School of Computer Science, University of Manchester, Manchester, UK","Sch. of Comput. Sci., Univ. of Manchester, Manchester, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Sch. of Comput. Sci., Univ. of Manchester, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015816826","display_name":"Luis A. Plana","orcid":"https://orcid.org/0000-0002-6113-3929"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"L. Plana","raw_affiliation_strings":["School of Computer Science, University of Manchester, Manchester, UK","Sch. of Comput. Sci., Univ. of Manchester, Manchester, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Sch. of Comput. Sci., Univ. of Manchester, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083177159","display_name":"Steve Furber","orcid":"https://orcid.org/0000-0002-6524-3367"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S. Furber","raw_affiliation_strings":["School of Computer Science, University of Manchester, Manchester, UK","Sch. of Comput. Sci., Univ. of Manchester, Manchester, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Sch. of Comput. Sci., Univ. of Manchester, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.1020135,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"5","issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.8714450597763062},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.78067946434021},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6992782354354858},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6641526222229004},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6500378251075745},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.6353887915611267},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5572915077209473},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5246315598487854},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4381585121154785},{"id":"https://openalex.org/keywords/network-interface","display_name":"Network interface","score":0.4255812168121338},{"id":"https://openalex.org/keywords/network-interface-controller","display_name":"Network interface controller","score":0.4171314239501953},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4132327139377594},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3394227623939514},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.24967533349990845},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.1689976453781128},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13028138875961304},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11464998126029968}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.8714450597763062},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.78067946434021},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6992782354354858},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6641526222229004},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6500378251075745},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.6353887915611267},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5572915077209473},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5246315598487854},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4381585121154785},{"id":"https://openalex.org/C103987645","wikidata":"https://www.wikidata.org/wiki/Q985806","display_name":"Network interface","level":3,"score":0.4255812168121338},{"id":"https://openalex.org/C171659815","wikidata":"https://www.wikidata.org/wiki/Q165233","display_name":"Network interface controller","level":2,"score":0.4171314239501953},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4132327139377594},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3394227623939514},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.24967533349990845},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.1689976453781128},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13028138875961304},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11464998126029968},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/ecctd.2013.6662196","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2013.6662196","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/0463a85d-2770-4d8c-af70-6079dab06fb5","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/0463a85d-2770-4d8c-af70-6079dab06fb5","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Partzsch, J, Mayr, C, Vogginger, B, Schuffny, R, Rast, A, Plana, L & Furber, S 2013, 'Live demonstration: Ethernet communication linking two large-scale neuromorphic systems', 2013 European Conference on Circuit Theory and Design, ECCTD 2013, Dresden, 1/07/13. https://doi.org/10.1109/ECCTD.2013.6662196","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:pure.atira.dk:publications/0463a85d-2770-4d8c-af70-6079dab06fb5","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/live-demonstration-ethernet-communication-linking-two-largescale-neuromorphic-systems(0463a85d-2770-4d8c-af70-6079dab06fb5).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Partzsch, J, Mayr, C, Vogginger, B, Schuffny, R, Rast, A, Plana, L & Furber, S 2013, 'Live demonstration: Ethernet communication linking two large-scale neuromorphic systems', 2013 European Conference on Circuit Theory and Design, ECCTD 2013, Dresden, 1/07/13. https://doi.org/10.1109/ECCTD.2013.6662196","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4862975419","display_name":null,"funder_award_id":"EP/J00457X/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2069552454","https://openalex.org/W2123271172","https://openalex.org/W2134609308","https://openalex.org/W2141386697","https://openalex.org/W2168491901"],"related_works":["https://openalex.org/W1522111958","https://openalex.org/W2349717303","https://openalex.org/W2360976377","https://openalex.org/W839693864","https://openalex.org/W2144408689","https://openalex.org/W2124189331","https://openalex.org/W4387914975","https://openalex.org/W2304621773","https://openalex.org/W3141612510","https://openalex.org/W2348394835"],"abstract_inverted_index":{"With":[0],"neuromorphic":[1,74,81],"VLSI":[2],"hardware":[3,145],"rapidly":[4],"moving":[5],"towards":[6],"large-scale,":[7],"possibly":[8],"immovable":[9],"systems":[10],"capable":[11],"of":[12,31,142],"implementing":[13],"brain-scale":[14],"neural":[15],"models":[16],"in":[17],"hardware,":[18],"there":[19],"is":[20,68,92],"an":[21],"emerging":[22],"need":[23],"to":[24,27,94,124],"be":[25],"able":[26],"integrate":[28],"multi-system":[29],"combinations":[30],"sensors":[32],"and":[33,78,104,140],"cortical":[34],"processors":[35,87],"over":[36,57],"distributed,":[37],"multisite":[38],"configurations.":[39],"In":[40],"a":[41,46,71,100,113,132],"recent":[42],"paper,":[43],"we":[44],"proposed":[45],"UDP-based":[47],"AER":[48],"spiking":[49],"interface":[50,111],"that":[51],"permits":[52],"direct":[53],"bidirectional":[54],"spike":[55],"communications":[56],"standard":[58],"networks":[59],"[1].":[60],"Our":[61],"chosen":[62],"test":[63],"case":[64],"for":[65,102],"the":[66,109,117,120,125,129,143,152,156],"demonstration":[67],"communication":[69,139],"between":[70],"large-scale":[72],"digital":[73],"system,":[75,82],"SpiNNaker":[76,86],"[2]":[77],"wafer-scale":[79],"mixed-signal":[80,144],"BrainScaleS":[83],"[3].":[84],"Since":[85],"are":[88],"entirely":[89],"general-purpose,":[90],"it":[91],"possible":[93],"use":[95,151],"any":[96],"given":[97],"core":[98],"on":[99,119,155],"chip":[101,121],"management":[103],"system":[105],"functions.":[106],"We":[107],"implemented":[108],"UDP":[110,148],"as":[112],"packet":[114],"interceptor":[115],"within":[116],"Monitor":[118],"connected":[122],"directly":[123],"Ethernet":[126,153],"interface.":[127],"On":[128],"BrainScales":[130],"side,":[131],"dedicated":[133],"FPGA":[134,157],"board":[135],"handles":[136],"all":[137],"external":[138],"configuration":[141],"[4].":[146],"The":[147],"pulse":[149],"packets":[150],"contained":[154],"board.":[158]},"counts_by_year":[{"year":2018,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}