{"id":"https://openalex.org/W2102807134","doi":"https://doi.org/10.1109/ecctd.2011.6043854","title":"Analytical approach to single memristor circuits","display_name":"Analytical approach to single memristor circuits","publication_year":2011,"publication_date":"2011-08-01","ids":{"openalex":"https://openalex.org/W2102807134","doi":"https://doi.org/10.1109/ecctd.2011.6043854","mag":"2102807134"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2011.6043854","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043854","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005726838","display_name":"Torsten C. Schmidt","orcid":"https://orcid.org/0000-0003-1107-4403"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Torsten Schmidt","raw_affiliation_strings":["Faculty of Electrical and Computer Engineering, Technical University Dresden, Dresden, Germany","[Faculty of Electrical and Computer Engineering, Technical University Dresden, Germany]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering, Technical University Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"[Faculty of Electrical and Computer Engineering, Technical University Dresden, Germany]","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008796869","display_name":"Ute Feldmann","orcid":"https://orcid.org/0009-0009-2159-3232"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ute Feldmann","raw_affiliation_strings":["Faculty of Electrical and Computer Engineering, Technical University Dresden, Dresden, Germany","[Faculty of Electrical and Computer Engineering, Technical University Dresden, Germany]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering, Technical University Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"[Faculty of Electrical and Computer Engineering, Technical University Dresden, Germany]","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059100396","display_name":"Willi Neudeck","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Willi Neudeck","raw_affiliation_strings":["Faculty of Electrical and Computer Engineering, Technical University Dresden, Dresden, Germany","[Faculty of Electrical and Computer Engineering, Technical University Dresden, Germany]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering, Technical University Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"[Faculty of Electrical and Computer Engineering, Technical University Dresden, Germany]","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012451668","display_name":"Ronald Tetzlaff","orcid":"https://orcid.org/0000-0001-7436-0103"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ronald Tetzlaff","raw_affiliation_strings":["Faculty of Electrical and Computer Engineering, Technical University Dresden, Dresden, Germany","[Faculty of Electrical and Computer Engineering, Technical University Dresden, Germany]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering, Technical University Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"[Faculty of Electrical and Computer Engineering, Technical University Dresden, Germany]","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"18","issue":null,"first_page":"94","last_page":"97"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12236","display_name":"Photoreceptor and optogenetics research","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9712753295898438},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.8312276601791382},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.664125382900238},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6380678415298462},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.5685040354728699},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5248261094093323},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.5141572952270508},{"id":"https://openalex.org/keywords/series","display_name":"Series (stratigraphy)","score":0.4700431227684021},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4595694839954376},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.4505239427089691},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.42157670855522156},{"id":"https://openalex.org/keywords/electrical-element","display_name":"Electrical element","score":0.4203202724456787},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3930439352989197},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32164955139160156},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1505936086177826}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9712753295898438},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.8312276601791382},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.664125382900238},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6380678415298462},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.5685040354728699},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5248261094093323},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.5141572952270508},{"id":"https://openalex.org/C143724316","wikidata":"https://www.wikidata.org/wiki/Q312468","display_name":"Series (stratigraphy)","level":2,"score":0.4700431227684021},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4595694839954376},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.4505239427089691},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.42157670855522156},{"id":"https://openalex.org/C113089479","wikidata":"https://www.wikidata.org/wiki/Q210729","display_name":"Electrical element","level":2,"score":0.4203202724456787},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3930439352989197},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32164955139160156},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1505936086177826},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2011.6043854","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043854","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1746055925","https://openalex.org/W1991777572","https://openalex.org/W2017265403","https://openalex.org/W2018258488","https://openalex.org/W2025674646","https://openalex.org/W2089578943","https://openalex.org/W2102216069","https://openalex.org/W2103531629","https://openalex.org/W2112181056","https://openalex.org/W2131353535","https://openalex.org/W2153690880","https://openalex.org/W2160068178","https://openalex.org/W2162651880","https://openalex.org/W3106114372","https://openalex.org/W4247151931"],"related_works":["https://openalex.org/W3173413269","https://openalex.org/W2795463944","https://openalex.org/W2163054919","https://openalex.org/W4281977239","https://openalex.org/W4255727786","https://openalex.org/W2980562090","https://openalex.org/W2609811191","https://openalex.org/W2008111252","https://openalex.org/W2011778323","https://openalex.org/W2444644967"],"abstract_inverted_index":{"In":[0],"this":[1,79],"paper,":[2],"we":[3],"provide":[4,35],"a":[5,19,54,60,71,74,82,89],"novel":[6],"approach":[7,80],"to":[8,70],"describe":[9],"and":[10,41,73],"analyze":[11],"memristive":[12,47,91],"circuits.":[13],"This":[14,31],"method":[15],"is":[16,68],"based":[17],"on":[18],"Volterra":[20],"series":[21],"representation":[22],"of":[23,28,38,53,88],"the":[24,29,36,51,86],"essential":[25],"time":[26,44],"functions":[27],"circuit.":[30],"does":[32],"not":[33],"only":[34],"possibility":[37],"calculating":[39],"voltages":[40],"currents":[42],"over":[43],"in":[45,85],"specific":[46],"networks,":[48],"but":[49],"describes":[50],"behavior":[52],"general":[55],"single":[56],"memristor":[57,72],"circuit,":[58],"e.g.":[59],"circuit":[61],"with":[62],"an":[63],"arbitrary":[64],"linear":[65],"two-port":[66],"which":[67],"coupled":[69],"current":[75],"source.":[76],"We":[77],"consider":[78],"as":[81],"first":[83],"step":[84],"direction":[87],"comprehensive":[90],"network":[92],"theory.":[93]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}