{"id":"https://openalex.org/W2157299857","doi":"https://doi.org/10.1109/ecctd.2011.6043851","title":"A class-AB flipped voltage follower output stage","display_name":"A class-AB flipped voltage follower output stage","publication_year":2011,"publication_date":"2011-08-01","ids":{"openalex":"https://openalex.org/W2157299857","doi":"https://doi.org/10.1109/ecctd.2011.6043851","mag":"2157299857"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2011.6043851","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043851","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030782483","display_name":"Francesco Centurelli","orcid":"https://orcid.org/0000-0003-3880-2546"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Francesco Centurelli","raw_affiliation_strings":["Dipartimento di Ingegneria dellInformazione, Elettronica e Telecomunicazioni, Universit\u00e0 di Roma La Sapienza, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dellInformazione, Elettronica e Telecomunicazioni, Universit\u00e0 di Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070430111","display_name":"Pietro Monsurr\u00f2","orcid":"https://orcid.org/0000-0002-3821-6566"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Pietro Monsurro","raw_affiliation_strings":["Dipartimento di Ingegneria dellInformazione, Elettronica e Telecomunicazioni, Universit\u00e0 di Roma La Sapienza, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dellInformazione, Elettronica e Telecomunicazioni, Universit\u00e0 di Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Trifiletti","raw_affiliation_strings":["Dipartimento di Ingegneria dellInformazione, Elettronica e Telecomunicazioni, Universit\u00e0 di Roma La Sapienza, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dellInformazione, Elettronica e Telecomunicazioni, Universit\u00e0 di Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5030782483"],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":1.2591,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.80094089,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"757","last_page":"760"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/buffer-amplifier","display_name":"Buffer amplifier","score":0.7414060831069946},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.64717698097229},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.6417638063430786},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6010994911193848},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.49657875299453735},{"id":"https://openalex.org/keywords/slew-rate","display_name":"Slew rate","score":0.48012304306030273},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.474621444940567},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.4337858557701111},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4285683035850525},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4024817943572998},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.400649756193161},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.36240488290786743},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.34810131788253784},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3206470012664795},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09930622577667236}],"concepts":[{"id":"https://openalex.org/C127749002","wikidata":"https://www.wikidata.org/wiki/Q978470","display_name":"Buffer amplifier","level":4,"score":0.7414060831069946},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.64717698097229},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.6417638063430786},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6010994911193848},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.49657875299453735},{"id":"https://openalex.org/C82517063","wikidata":"https://www.wikidata.org/wiki/Q1591315","display_name":"Slew rate","level":3,"score":0.48012304306030273},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.474621444940567},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.4337858557701111},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4285683035850525},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4024817943572998},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.400649756193161},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.36240488290786743},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.34810131788253784},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3206470012664795},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09930622577667236},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ecctd.2011.6043851","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043851","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/395188","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/395188","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1540425631","https://openalex.org/W1564201208","https://openalex.org/W1631689973","https://openalex.org/W2116608199","https://openalex.org/W2117520813","https://openalex.org/W2138536318","https://openalex.org/W3147616483","https://openalex.org/W6632321633","https://openalex.org/W6633675854"],"related_works":["https://openalex.org/W2055638955","https://openalex.org/W1988628021","https://openalex.org/W1966592360","https://openalex.org/W1979513864","https://openalex.org/W1976372212","https://openalex.org/W170188723","https://openalex.org/W2122471955","https://openalex.org/W2094984178","https://openalex.org/W2546592707","https://openalex.org/W2001213361"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"present":[4],"a":[5,9,95,100,105,119,130],"novel":[6],"topology":[7],"of":[8,102],"class-AB":[10,37,48],"flipped":[11],"voltage":[12,44],"follower":[13],"(FVF)":[14],"output":[15,32,43],"stage.":[16,38],"This":[17],"stage":[18],"has":[19,99,109],"better":[20,29],"slew-rate":[21],"performance":[22],"than":[23,34,46],"the":[24,35,54,116,125],"standard":[25,36],"FVF":[26,49],"buffer,":[27],"and":[28,31,98,112,124],"linearity":[30],"resistance":[33],"Besides,":[39],"it":[40],"achieves":[41],"higher":[42],"swing":[45],"other":[47],"buffers":[50,78],"previously":[51],"presented":[52],"in":[53],"literature.":[55],"It":[56,108],"is":[57,118,137],"thus":[58],"suitable":[59],"for":[60],"low-voltage":[61],"low-power":[62],"stages":[63],"requiring":[64],"low":[65],"bias":[66],"currents":[67],"but":[68],"driving":[69],"large":[70,74],"capacitive":[71],"loads":[72],"with":[73,104],"signal":[75],"swing.":[76],"These":[77],"have":[79],"been":[80],"compared":[81],"using":[82],"65nm":[83],"CMOS":[84],"technology":[85],"models":[86],"provided":[87],"by":[88],"STMicroelectronics.":[89],"The":[90],"buffer":[91],"consumes":[92],"10\u03bcA":[93],"from":[94],"1.2V":[96],"supply,":[97],"bandwidth":[101],"100MHz":[103],"2pF":[106],"load.":[107],"-50dB":[110],"HD2":[111],"-60dB":[113],"HD3":[114],"when":[115],"input":[117],"0.5VPP":[120],"sinusoid":[121],"at":[122],"1MHz,":[123],"1%":[126],"settling":[127],"time":[128],"to":[129],"0.5V":[131],"<sub":[132],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[133],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">PP</sub>":[134],"square":[135],"wave":[136],"about":[138],"20ns.":[139]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}