{"id":"https://openalex.org/W2157555004","doi":"https://doi.org/10.1109/ecctd.2011.6043644","title":"Efficient mapping of mathematical expressions to FPGAs: Exploring different design methodologies","display_name":"Efficient mapping of mathematical expressions to FPGAs: Exploring different design methodologies","publication_year":2011,"publication_date":"2011-08-01","ids":{"openalex":"https://openalex.org/W2157555004","doi":"https://doi.org/10.1109/ecctd.2011.6043644","mag":"2157555004"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2011.6043644","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043644","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040231344","display_name":"Csaba Nemes","orcid":null},"institutions":[{"id":"https://openalex.org/I31882830","display_name":"P\u00e1zm\u00e1ny P\u00e9ter Catholic University","ror":"https://ror.org/05v9kya57","country_code":"HU","type":"education","lineage":["https://openalex.org/I31882830"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"Csaba Nemes","raw_affiliation_strings":["Faculty of Information Technology, P\u00e9ter P\u00e1zm\u00e1ny Catholic University, Budapest, Hungary"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, P\u00e9ter P\u00e1zm\u00e1ny Catholic University, Budapest, Hungary","institution_ids":["https://openalex.org/I31882830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079661937","display_name":"Zolt\u00e1n Nagy","orcid":"https://orcid.org/0000-0002-0992-7123"},"institutions":[{"id":"https://openalex.org/I31882830","display_name":"P\u00e1zm\u00e1ny P\u00e9ter Catholic University","ror":"https://ror.org/05v9kya57","country_code":"HU","type":"education","lineage":["https://openalex.org/I31882830"]},{"id":"https://openalex.org/I7597260","display_name":"Hungarian Academy of Sciences","ror":"https://ror.org/02ks8qq67","country_code":"HU","type":"government","lineage":["https://openalex.org/I7597260"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"Zoltan Nagy","raw_affiliation_strings":["Cellular Sensory and Wave Computing Laboratory, Computer and Research Automation Institute, Hungarian Academy of Sciences, Hungary","Faculty of Information Technology, P\u00e9ter P\u00e1zm\u00e1ny Catholic University, Budapest, Hungary"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cellular Sensory and Wave Computing Laboratory, Computer and Research Automation Institute, Hungarian Academy of Sciences, Hungary","institution_ids":["https://openalex.org/I7597260"]},{"raw_affiliation_string":"Faculty of Information Technology, P\u00e9ter P\u00e1zm\u00e1ny Catholic University, Budapest, Hungary","institution_ids":["https://openalex.org/I31882830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113503609","display_name":"P\u00e9ter Szolgay","orcid":null},"institutions":[{"id":"https://openalex.org/I31882830","display_name":"P\u00e1zm\u00e1ny P\u00e9ter Catholic University","ror":"https://ror.org/05v9kya57","country_code":"HU","type":"education","lineage":["https://openalex.org/I31882830"]},{"id":"https://openalex.org/I7597260","display_name":"Hungarian Academy of Sciences","ror":"https://ror.org/02ks8qq67","country_code":"HU","type":"government","lineage":["https://openalex.org/I7597260"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"Peter Szolgay","raw_affiliation_strings":["Cellular Sensory and Wave Computing Laboratory, Computer and Research Automation Institute, Hungarian Academy of Sciences, Hungary","Faculty of Information Technology, P\u00e9ter P\u00e1zm\u00e1ny Catholic University, Budapest, Hungary"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cellular Sensory and Wave Computing Laboratory, Computer and Research Automation Institute, Hungarian Academy of Sciences, Hungary","institution_ids":["https://openalex.org/I7597260"]},{"raw_affiliation_string":"Faculty of Information Technology, P\u00e9ter P\u00e1zm\u00e1ny Catholic University, Budapest, Hungary","institution_ids":["https://openalex.org/I31882830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7601,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7033667,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"717","last_page":"720"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.8305110335350037},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.763908326625824},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.665598452091217},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5405141115188599},{"id":"https://openalex.org/keywords/graph-partition","display_name":"Graph partition","score":0.4732188284397125},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.465422123670578},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44248899817466736},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.42785072326660156},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4040554463863373},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.36906033754348755},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3611898124217987},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.34526997804641724},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18071424961090088},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.1460721492767334},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1090962290763855},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08905503153800964}],"concepts":[{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.8305110335350037},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.763908326625824},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.665598452091217},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5405141115188599},{"id":"https://openalex.org/C48903430","wikidata":"https://www.wikidata.org/wiki/Q491370","display_name":"Graph partition","level":3,"score":0.4732188284397125},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.465422123670578},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44248899817466736},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.42785072326660156},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4040554463863373},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.36906033754348755},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3611898124217987},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.34526997804641724},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18071424961090088},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.1460721492767334},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1090962290763855},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08905503153800964},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ecctd.2011.6043644","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043644","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.sztaki.hu:6747","is_oa":false,"landing_page_url":"http://eprints.sztaki.hu/6747/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401907","display_name":"SZTAKI Publication Repository (Hungarian Academy of Sciences)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I7597260","host_organization_name":"Hungarian Academy of Sciences","host_organization_lineage":["https://openalex.org/I7597260"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference or Workshop Item"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1842847600","https://openalex.org/W1972151695","https://openalex.org/W2071353749","https://openalex.org/W2086869250","https://openalex.org/W2099281231","https://openalex.org/W2102664288","https://openalex.org/W2120377775","https://openalex.org/W2161455936","https://openalex.org/W2601996270","https://openalex.org/W4231279657","https://openalex.org/W4285719527","https://openalex.org/W6638918635","https://openalex.org/W6736122645"],"related_works":["https://openalex.org/W3139829055","https://openalex.org/W2583811263","https://openalex.org/W59945861","https://openalex.org/W3211941742","https://openalex.org/W1551967076","https://openalex.org/W2151163382","https://openalex.org/W4256382613","https://openalex.org/W2035944803","https://openalex.org/W316163056","https://openalex.org/W2092972345"],"abstract_inverted_index":{"Computationally":[0],"intensive":[1],"problems":[2],"can":[3,92,131],"be":[4,53,93,132],"represented":[5],"with":[6],"data-flow":[7],"graphs":[8],"and":[9,33,135],"automatically":[10],"transformed":[11],"to":[12,44],"locally":[13],"controlled":[14],"floating-point":[15],"units":[16],"via":[17],"partitioning.":[18],"In":[19,42,70],"theory":[20],"the":[21,36,50,57,63,71,83,99,107,128],"lack":[22],"of":[23,35,59,67,85],"global":[24],"control":[25],"signals":[26],"enables":[27],"high":[28,47],"performance":[29,48],"implementation":[30,49],"however":[31,127],"placing":[32],"routing":[34],"partitioned":[37],"circuits":[38],"are":[39],"not":[40,80],"trivial.":[41],"practice":[43],"create":[45],"a":[46,73,112],"clusters":[51],"should":[52],"placed":[54],"efficiently":[55],"on":[56,137],"surface":[58],"an":[60],"FPGA":[61],"using":[62],"physical":[64],"constraining":[65],"feature":[66],"CAD":[68],"tools.":[69],"paper":[72],"new":[74,102],"partitioning":[75,118],"strategy":[76,103],"is":[77,104],"presented":[78],"which":[79,91],"only":[81],"minimizes":[82],"number":[84],"cut":[86,122],"nets":[87,123],"but":[88],"produce":[89],"partition":[90,130],"mapped":[94,134],"without":[95],"long":[96],"interconnections":[97],"between":[98],"clusters.":[100],"The":[101,116],"demonstrated":[105],"during":[106],"automatic":[108],"circuit":[109],"generation":[110],"from":[111],"complex":[113],"mathematical":[114],"expression.":[115],"proposed":[117],"method":[119],"produces":[120],"more":[121],"than":[124],"common":[125],"strategies":[126],"resulting":[129],"easily":[133],"operate":[136],"significantly":[138],"higher":[139],"frequency.":[140]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}