{"id":"https://openalex.org/W2006907450","doi":"https://doi.org/10.1109/ecctd.2011.6043627","title":"Implicit test of high-speed analog circuits using non-intrusive sensors","display_name":"Implicit test of high-speed analog circuits using non-intrusive sensors","publication_year":2011,"publication_date":"2011-08-01","ids":{"openalex":"https://openalex.org/W2006907450","doi":"https://doi.org/10.1109/ecctd.2011.6043627","mag":"2006907450"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2011.6043627","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043627","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113840589","display_name":"Louay Abdallah","orcid":null},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Louay Abdallah","raw_affiliation_strings":["TIMA Laboratory, CNRS-Grenoble INP, UJF, Grenoble, France","TIMA Laboratory, CNRS, Grenoble INP, UJF, 46, avenue Felix Viallet, 38031 France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, CNRS-Grenoble INP, UJF, Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I177483745","https://openalex.org/I4210087012","https://openalex.org/I899635006"]},{"raw_affiliation_string":"TIMA Laboratory, CNRS, Grenoble INP, UJF, 46, avenue Felix Viallet, 38031 France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I177483745"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091734149","display_name":"Haralampos\u2010G. Stratigopoulos","orcid":"https://orcid.org/0000-0002-9943-5607"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Haralampos-G. Stratigopoulos","raw_affiliation_strings":["TIMA Laboratory, CNRS-Grenoble INP, UJF, Grenoble, France","TIMA Laboratory, CNRS, Grenoble INP, UJF, 46, avenue Felix Viallet, 38031 France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, CNRS-Grenoble INP, UJF, Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I177483745","https://openalex.org/I4210087012","https://openalex.org/I899635006"]},{"raw_affiliation_string":"TIMA Laboratory, CNRS, Grenoble INP, UJF, 46, avenue Felix Viallet, 38031 France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I177483745"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061963866","display_name":"Salvador Mir","orcid":"https://orcid.org/0000-0001-9911-8946"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Salvador Mir","raw_affiliation_strings":["TIMA Laboratory, CNRS-Grenoble INP, UJF, Grenoble, France","TIMA Laboratory, CNRS, Grenoble INP, UJF, 46, avenue Felix Viallet, 38031 France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, CNRS-Grenoble INP, UJF, Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I177483745","https://openalex.org/I4210087012","https://openalex.org/I899635006"]},{"raw_affiliation_string":"TIMA Laboratory, CNRS, Grenoble INP, UJF, 46, avenue Felix Viallet, 38031 France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I177483745"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"652","last_page":"652"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6634025573730469},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6225290298461914},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6079573631286621},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5970511436462402},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5236432552337646},{"id":"https://openalex.org/keywords/test-method","display_name":"Test method","score":0.4267624616622925},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.401854008436203},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3239661157131195},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2585659623146057}],"concepts":[{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6634025573730469},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6225290298461914},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6079573631286621},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5970511436462402},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5236432552337646},{"id":"https://openalex.org/C132519959","wikidata":"https://www.wikidata.org/wiki/Q3077373","display_name":"Test method","level":2,"score":0.4267624616622925},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.401854008436203},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3239661157131195},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2585659623146057},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2011.6043627","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043627","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6600000262260437,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W641782856","https://openalex.org/W24443521","https://openalex.org/W4241196849","https://openalex.org/W2364813009","https://openalex.org/W4252286421","https://openalex.org/W2375192119","https://openalex.org/W2048327065","https://openalex.org/W3211653297","https://openalex.org/W2160426385","https://openalex.org/W2125292608"],"abstract_inverted_index":{"In":[0,111],"this":[1],"talk,":[2],"we":[3,113],"will":[4],"discuss":[5],"built-in":[6],"test":[7,29,52,96],"solutions":[8],"based":[9,68],"on":[10,53,69,98,115],"non-intrusive":[11],"sensors.":[12],"These":[13],"sensors":[14,103],"are":[15,42,58],"basic":[16],"analog":[17],"stages":[18],"that":[19,72,104],"mimic":[20],"part":[21],"of":[22,25,92,101,128],"the":[23,26,49,54,70,75,80,90,93,99,102,120,126,129],"architecture":[24],"device":[27,50,81,94],"under":[28,51,82,95],"(we":[30],"refer":[31],"to":[32,48,62,124],"them":[33],"as":[34,79],"dummy":[35],"circuits)":[36],"and":[37],"process":[38,77,122],"control":[39],"monitors.":[40],"They":[41],"laid":[43],"out":[44],"in":[45,89],"close":[46],"proximity":[47],"same":[55,76],"substrate,":[56],"but":[57],"not":[59],"electrically":[60],"connected":[61],"it.":[63],"Instead,":[64],"their":[65,108],"operation":[66],"is":[67],"fact":[71],"they":[73],"undergo":[74],"variations":[78],"test.":[83,131],"As":[84],"a":[85],"result,":[86],"any":[87],"degradation":[88],"performances":[91],"reflects":[97],"outputs":[100],"shift":[105],"away":[106],"from":[107],"nominal":[109],"values.":[110],"essence,":[112],"capitalize":[114],"an":[116],"undesired":[117],"phenomenon,":[118],"i.e.":[119],"inter-die":[121],"variations,":[123],"minimize":[125],"cost":[127],"RF":[130]},"counts_by_year":[],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}