{"id":"https://openalex.org/W2101740450","doi":"https://doi.org/10.1109/ecctd.2011.6043597","title":"An MDAC architecture with low sensitivity to finite opamp gain","display_name":"An MDAC architecture with low sensitivity to finite opamp gain","publication_year":2011,"publication_date":"2011-08-01","ids":{"openalex":"https://openalex.org/W2101740450","doi":"https://doi.org/10.1109/ecctd.2011.6043597","mag":"2101740450"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2011.6043597","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043597","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030782483","display_name":"Francesco Centurelli","orcid":"https://orcid.org/0000-0003-3880-2546"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Francesco Centurelli","raw_affiliation_strings":["Dipartimento di Ingegneria dellInformazione, Elettronica e Telecomunicazioni, Universit\u00e0 di Roma La Sapienza, Rome, Italy","Dipartimento di Ingegneria dell'Informazione, Elettronica e Telecomunicazioni, Universit\u00e0 di Roma La Sapienza, ITALY"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dellInformazione, Elettronica e Telecomunicazioni, Universit\u00e0 di Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dipartimento di Ingegneria dell'Informazione, Elettronica e Telecomunicazioni, Universit\u00e0 di Roma La Sapienza, ITALY","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070430111","display_name":"Pietro Monsurr\u00f2","orcid":"https://orcid.org/0000-0002-3821-6566"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Pietro Monsurro","raw_affiliation_strings":["Dipartimento di Ingegneria dellInformazione, Elettronica e Telecomunicazioni, Universit\u00e0 di Roma La Sapienza, Rome, Italy","Dipartimento di Ingegneria dell'Informazione, Elettronica e Telecomunicazioni, Universit\u00e0 di Roma La Sapienza, ITALY"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dellInformazione, Elettronica e Telecomunicazioni, Universit\u00e0 di Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dipartimento di Ingegneria dell'Informazione, Elettronica e Telecomunicazioni, Universit\u00e0 di Roma La Sapienza, ITALY","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Trifiletti","raw_affiliation_strings":["Dipartimento di Ingegneria dellInformazione, Elettronica e Telecomunicazioni, Universit\u00e0 di Roma La Sapienza, Rome, Italy","Dipartimento di Ingegneria dell'Informazione, Elettronica e Telecomunicazioni, Universit\u00e0 di Roma La Sapienza, ITALY"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dellInformazione, Elettronica e Telecomunicazioni, Universit\u00e0 di Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dipartimento di Ingegneria dell'Informazione, Elettronica e Telecomunicazioni, Universit\u00e0 di Roma La Sapienza, ITALY","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5030782483"],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14848071,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"57","issue":null,"first_page":"568","last_page":"571"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.9034461975097656},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.6066085696220398},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5863898396492004},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5732792615890503},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5021827220916748},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.42272430658340454},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3676772713661194},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3432658314704895},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.24295154213905334},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.06506803631782532}],"concepts":[{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.9034461975097656},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.6066085696220398},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5863898396492004},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5732792615890503},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5021827220916748},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.42272430658340454},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3676772713661194},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3432658314704895},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.24295154213905334},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.06506803631782532},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ecctd.2011.6043597","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043597","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/395181","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/395181","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1540425631","https://openalex.org/W1972427123","https://openalex.org/W2050061598","https://openalex.org/W2071366656","https://openalex.org/W2109627118","https://openalex.org/W2111708953","https://openalex.org/W2119940635","https://openalex.org/W2125427388","https://openalex.org/W2138536318","https://openalex.org/W2140830126","https://openalex.org/W2144158928","https://openalex.org/W2144865430","https://openalex.org/W2561742416"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W2464627195","https://openalex.org/W2171986175","https://openalex.org/W1595733580","https://openalex.org/W2109445684","https://openalex.org/W2081082331"],"abstract_inverted_index":{"An":[0],"architecture":[1,27],"for":[2],"MDAC":[3,26],"stages":[4],"with":[5],"low":[6,84],"sensitivity":[7,85],"to":[8,73,86],"finite":[9,87],"opamp":[10,54,58,88],"gain":[11,41,50,89],"is":[12,28,43,64],"proposed,":[13],"that":[14,81],"allows":[15,82],"designing":[16],"high-precision":[17],"pipeline":[18],"ADCs":[19],"in":[20,35,60,91,95],"deep":[21],"submicron":[22],"technologies.":[23],"The":[24],"standard":[25],"modified":[29],"by":[30],"inserting":[31],"a":[32,46],"voltage":[33,62],"follower":[34,63],"the":[36,49,52,57,61,75,78,96,99,102],"feedback":[37],"path,":[38],"and":[39,55],"zero":[40],"error":[42],"achieved":[44],"if":[45],"relationship":[47,97],"between":[48,98],"of":[51,56,77,93,101],"main":[53],"used":[59],"satisfied.":[65],"Simulations":[66],"using":[67],"65-nm":[68],"CMOS":[69],"technology":[70],"are":[71],"presented":[72],"assess":[74],"validity":[76],"proposed":[79],"solution,":[80],"achieving":[83],"even":[90],"case":[92],"mismatches":[94],"gains":[100],"opamps.":[103]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}