{"id":"https://openalex.org/W2128160551","doi":"https://doi.org/10.1109/ecctd.2011.6043591","title":"Design trade-offs in ultra-low-power CMOS and STSCL digital systems","display_name":"Design trade-offs in ultra-low-power CMOS and STSCL digital systems","publication_year":2011,"publication_date":"2011-08-01","ids":{"openalex":"https://openalex.org/W2128160551","doi":"https://doi.org/10.1109/ecctd.2011.6043591","mag":"2128160551"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2011.6043591","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043591","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/169918","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052867620","display_name":"Armin Tajalli","orcid":"https://orcid.org/0000-0002-0222-3561"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Armin Tajalli","raw_affiliation_strings":["Microelectronic Systems Laboratory (LSM), Swiss Federal Institute of Technology, Switzerland","Microelectronic Systems Lab. (LSM), Swiss Federal Institute of Technology (EPFL), Switzerland"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Laboratory (LSM), Swiss Federal Institute of Technology, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Microelectronic Systems Lab. (LSM), Swiss Federal Institute of Technology (EPFL), Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072423303","display_name":"Yusuf Leblebici","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Yusuf Leblebici","raw_affiliation_strings":["Microelectronic Systems Laboratory (LSM), Swiss Federal Institute of Technology, Switzerland","Microelectronic Systems Lab. (LSM), Swiss Federal Institute of Technology (EPFL), Switzerland"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Laboratory (LSM), Swiss Federal Institute of Technology, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Microelectronic Systems Lab. (LSM), Swiss Federal Institute of Technology (EPFL), Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5052867620"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.2702,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.64153254,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"544","last_page":"547"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.744459867477417},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7039172649383545},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6211520433425903},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5809625387191772},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5780743956565857},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5668708086013794},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.5021631717681885},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.47832465171813965},{"id":"https://openalex.org/keywords/ultra-low-power","display_name":"Ultra low power","score":0.4331273138523102},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.42874860763549805},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42741259932518005},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.42146068811416626},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.40313148498535156},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34145426750183105},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3337743878364563},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3302290141582489},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.29587680101394653},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.11226099729537964}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.744459867477417},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7039172649383545},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6211520433425903},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5809625387191772},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5780743956565857},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5668708086013794},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.5021631717681885},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.47832465171813965},{"id":"https://openalex.org/C3017773396","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Ultra low power","level":4,"score":0.4331273138523102},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.42874860763549805},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42741259932518005},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.42146068811416626},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.40313148498535156},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34145426750183105},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3337743878364563},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3302290141582489},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.29587680101394653},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.11226099729537964},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/ecctd.2011.6043591","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043591","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:169918","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/169918","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:infoscience.tind.io:169918","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/72159","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:169918","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/169918","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.800000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1548813579","https://openalex.org/W1573775657","https://openalex.org/W1966879182","https://openalex.org/W2026780464","https://openalex.org/W2030822983","https://openalex.org/W2081044344","https://openalex.org/W2095816496","https://openalex.org/W2097579177","https://openalex.org/W2099144852","https://openalex.org/W2115970471","https://openalex.org/W2122945703","https://openalex.org/W2165090310","https://openalex.org/W2166936511","https://openalex.org/W2533460522","https://openalex.org/W3141506519","https://openalex.org/W4205649155","https://openalex.org/W4246830294","https://openalex.org/W4252370165","https://openalex.org/W6641992333"],"related_works":["https://openalex.org/W2524786631","https://openalex.org/W3023368799","https://openalex.org/W2159448561","https://openalex.org/W2468619362","https://openalex.org/W3148554323","https://openalex.org/W2171305391","https://openalex.org/W1619389265","https://openalex.org/W2155579514","https://openalex.org/W2738635230","https://openalex.org/W2136758643"],"abstract_inverted_index":{"In":[0],"this":[1],"article,":[2],"the":[3,20,25,50,58],"main":[4,26],"design":[5,8,29,54],"tradeoffs":[6,27],"in":[7],"of":[9],"ultra-low-power":[10],"(ULP)":[11],"and":[12,35,38,44,56],"robust":[13],"digital":[14],"systems":[15],"will":[16],"be":[17],"discussed.":[18],"Here,":[19],"goal":[21],"is":[22],"to":[23],"explore":[24],"among":[28],"parameters":[30,40],"such":[31,41,66],"as":[32,42,67],"device":[33],"sizes":[34],"supply":[36],"voltage,":[37],"system":[39],"robustness":[43],"energy":[45],"dissipation.":[46],"This":[47],"study":[48],"provides":[49],"necessary":[51],"basis":[52],"for":[53],"optimization":[55],"comparing":[57],"conventional":[59],"CMOS":[60],"topology":[61],"with":[62],"more":[63],"advanced":[64],"topologies":[65],"subthreshold":[68],"source-coupled":[69],"logic":[70],"(STSCL)":[71],"topology.":[72]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}