{"id":"https://openalex.org/W2161402496","doi":"https://doi.org/10.1109/ecctd.2011.6043590","title":"On the reliability of ultra low voltage circuits built from minority-3 gates","display_name":"On the reliability of ultra low voltage circuits built from minority-3 gates","publication_year":2011,"publication_date":"2011-08-01","ids":{"openalex":"https://openalex.org/W2161402496","doi":"https://doi.org/10.1109/ecctd.2011.6043590","mag":"2161402496"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2011.6043590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026627174","display_name":"Snorre Aunet","orcid":"https://orcid.org/0000-0002-6465-8886"},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":true,"raw_author_name":"Snorre Aunet","raw_affiliation_strings":["Department of informatics, University of Oslo, Oslo, Norway"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of informatics, University of Oslo, Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5026627174"],"corresponding_institution_ids":["https://openalex.org/I184942183"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.26369113,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"lncs 3512","issue":null,"first_page":"540","last_page":"543"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.686152994632721},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5631635189056396},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5078738331794739},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.4896993935108185},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.48933571577072144},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.48030227422714233},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47874969244003296},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4679889380931854},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4574018120765686},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.44113689661026},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43510252237319946},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.42326247692108154},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3691398501396179},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36098408699035645},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.23789376020431519},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1362006664276123},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11948588490486145}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.686152994632721},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5631635189056396},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5078738331794739},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.4896993935108185},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.48933571577072144},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.48030227422714233},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47874969244003296},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4679889380931854},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4574018120765686},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.44113689661026},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43510252237319946},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.42326247692108154},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3691398501396179},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36098408699035645},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.23789376020431519},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1362006664276123},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11948588490486145},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2011.6043590","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320323299","display_name":"Norges Forskningsr\u00e5d","ror":"https://ror.org/00epmv149"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W31979619","https://openalex.org/W117752928","https://openalex.org/W270615609","https://openalex.org/W1531053051","https://openalex.org/W1538340476","https://openalex.org/W1539883310","https://openalex.org/W1559842147","https://openalex.org/W1972427123","https://openalex.org/W2034115939","https://openalex.org/W2049986605","https://openalex.org/W2057334963","https://openalex.org/W2075114767","https://openalex.org/W2087405415","https://openalex.org/W2099695230","https://openalex.org/W2107436693","https://openalex.org/W2117677814","https://openalex.org/W2119570894","https://openalex.org/W2127893664","https://openalex.org/W2139720602","https://openalex.org/W2148701399","https://openalex.org/W2155296713","https://openalex.org/W2159448561","https://openalex.org/W2163270290","https://openalex.org/W2165494926","https://openalex.org/W2545311598","https://openalex.org/W2736389602","https://openalex.org/W3147897646","https://openalex.org/W4285719527","https://openalex.org/W6601334703","https://openalex.org/W6741158212"],"related_works":["https://openalex.org/W2728195892","https://openalex.org/W2611822924","https://openalex.org/W2486254595","https://openalex.org/W2018822765","https://openalex.org/W2126951255","https://openalex.org/W1597080238","https://openalex.org/W3204916073","https://openalex.org/W4248162147","https://openalex.org/W2516690985","https://openalex.org/W1936629927"],"abstract_inverted_index":{"Different":[0],"ultra":[1],"low":[2],"voltage":[3],"implementations":[4,79,96],"of":[5,40,80,116,123],"the":[6,138],"minority-3":[7,36,90,95],"function":[8],"are":[9,57,75,97],"compared":[10],"with":[11,148],"respect":[12],"to":[13,77,130],"robustness,":[14],"area":[15],"and":[16,21,44,48,53,66,83,89,103,107,134,155,162,169],"metrics":[17],"including":[18,64],"power,":[19],"energy":[20],"delay.":[22],"It":[23],"is":[24],"shown":[25,129],"how":[26],"entire":[27],"synchronous":[28],"or":[29],"asynchronous":[30],"systems":[31],"could":[32],"be":[33,131,158],"made":[34],"from":[35,152],"functions":[37],"only,":[38],"instead":[39,122],"traditional":[41],"Boolean":[42,87],"gates":[43,88],"memory.":[45],"Chip":[46],"measurements":[47],"simulations":[49,63],"in":[50,101],"120,":[51],"90":[52],"65":[54],"nm":[55],"technologies":[56],"used":[58,76,159],"as":[59,69,71,125],"background.":[60],"Monte":[61],"Carlo":[62],"process":[65],"parameter":[67],"variations,":[68],"well":[70],"multi-objective":[72],"optimization":[73],"algorithm,":[74],"compare":[78],"combinatorial":[81],"circuits":[82],"memory,":[84,104],"based":[85,118],"on":[86,119],"gates.":[91],"The":[92],"most":[93],"promising":[94],"suggested,":[98],"for":[99,137,160],"use":[100],"arithmetics":[102,117],"like":[105],"D-latches":[106],"Muller":[108],"C":[109],"elements.":[110],"A":[111],"brief":[112],"discussion":[113],"suggests":[114],"implementation":[115],"serial":[120],"adders":[121],"parallell,":[124],"they":[126],"have":[127],"been":[128],"more":[132],"power-":[133],"energy-":[135],"economic":[136],"same":[139],"computational":[140],"throughput,":[141],"under":[142],"subthreshold":[143],"operation.":[144],"Low":[145],"level":[146],"redundancy,":[147],"a":[149],"redundancy":[150],"factor":[151],"2":[153],"(duplication)":[154],"up,":[156],"may":[157],"defect":[161],"error":[163],"tolerance,":[164],"using":[165],"shorted":[166],"driven":[167],"outputs":[168],"no":[170],"voter.":[171]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}