{"id":"https://openalex.org/W2118739660","doi":"https://doi.org/10.1109/ecctd.2011.6043401","title":"Inverter transfer curves and SRAM noise margin evaluation based on an ultra-compact MOS model","display_name":"Inverter transfer curves and SRAM noise margin evaluation based on an ultra-compact MOS model","publication_year":2011,"publication_date":"2011-08-01","ids":{"openalex":"https://openalex.org/W2118739660","doi":"https://doi.org/10.1109/ecctd.2011.6043401","mag":"2118739660"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2011.6043401","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052270052","display_name":"Elio Consoli","orcid":null},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Elio Consoli","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica, Elettronica ed Informatica, Universit\u00e0 degli Studi di Catania, Catania, Italy","Dipartimento di Ingegneria Elettrica, Elettronica ed Informatica, Universit\u00e0 degli Studi di Catania, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Elettronica ed Informatica, Universit\u00e0 degli Studi di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Elettronica ed Informatica, Universit\u00e0 degli Studi di Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043263679","display_name":"Gianluca Giustolisi","orcid":"https://orcid.org/0000-0002-2181-2169"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianluca Giustolisi","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica, Elettronica ed Informatica, Universit\u00e0 degli Studi di Catania, Catania, Italy","Dipartimento di Ingegneria Elettrica, Elettronica ed Informatica, Universit\u00e0 degli Studi di Catania, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Elettronica ed Informatica, Universit\u00e0 degli Studi di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Elettronica ed Informatica, Universit\u00e0 degli Studi di Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gaetano Palumbo","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica, Elettronica ed Informatica, Universit\u00e0 degli Studi di Catania, Catania, Italy","Dipartimento di Ingegneria Elettrica, Elettronica ed Informatica, Universit\u00e0 degli Studi di Catania, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Elettronica ed Informatica, Universit\u00e0 degli Studi di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Elettronica ed Informatica, Universit\u00e0 degli Studi di Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I39063666"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21300174,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":null,"first_page":"512","last_page":"515"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.7684234380722046},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.6959930062294006},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6336954236030579},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.6111347079277039},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6023291349411011},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.49834418296813965},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46554598212242126},{"id":"https://openalex.org/keywords/transfer","display_name":"Transfer (computing)","score":0.44359099864959717},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42451030015945435},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34468725323677063},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2815784513950348},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.22058767080307007},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08193138241767883},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07699283957481384}],"concepts":[{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.7684234380722046},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.6959930062294006},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6336954236030579},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.6111347079277039},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6023291349411011},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.49834418296813965},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46554598212242126},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.44359099864959717},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42451030015945435},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34468725323677063},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2815784513950348},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.22058767080307007},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08193138241767883},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07699283957481384},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2011.6043401","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W194838093","https://openalex.org/W1661368752","https://openalex.org/W1995453839","https://openalex.org/W2002612140","https://openalex.org/W2107996516","https://openalex.org/W2122748916","https://openalex.org/W2134067926","https://openalex.org/W2145750057","https://openalex.org/W2151276975","https://openalex.org/W2168101540","https://openalex.org/W6676168429"],"related_works":["https://openalex.org/W1676476908","https://openalex.org/W4391618267","https://openalex.org/W2794394939","https://openalex.org/W2095757021","https://openalex.org/W3131979304","https://openalex.org/W1967467072","https://openalex.org/W4225303532","https://openalex.org/W2118528827","https://openalex.org/W2110839220","https://openalex.org/W2154145758"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"an":[3,36],"ultra-compact":[4],"I-V":[5],"nanometer":[6],"MOS":[7],"model,":[8],"suitable":[9],"for":[10],"the":[11,20,30],"analysis":[12],"of":[13,41],"digital":[14],"circuits,":[15],"is":[16,32],"first":[17],"proposed.":[18],"All":[19],"main":[21],"physical":[22],"effects":[23],"are":[24],"included":[25],"through":[26],"nine":[27],"parameters":[28],"and":[29,38],"model":[31],"shown":[33],"to":[34],"allow":[35],"accurate":[37],"quick":[39],"estimation":[40],"DC":[42],"transfer":[43],"curves":[44],"or":[45],"SRAM":[46],"noise":[47],"margins.":[48]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}