{"id":"https://openalex.org/W2160817756","doi":"https://doi.org/10.1109/ecctd.2011.6043370","title":"An FPGA based decimation filter processor design for real-time continuous-time Σ−Δ modulator performance measurement and evaluation","display_name":"An FPGA based decimation filter processor design for real-time continuous-time Σ−Δ modulator performance measurement and evaluation","publication_year":2011,"publication_date":"2011-08-01","ids":{"openalex":"https://openalex.org/W2160817756","doi":"https://doi.org/10.1109/ecctd.2011.6043370","mag":"2160817756"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2011.6043370","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043370","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056273617","display_name":"Sevket Cetinsel","orcid":null},"institutions":[{"id":"https://openalex.org/I94951947","display_name":"University of Westminster","ror":"https://ror.org/04ycpbx82","country_code":"GB","type":"education","lineage":["https://openalex.org/I94951947"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Sevket Cetinsel","raw_affiliation_strings":["Applied DSP and VLSI Research Group, Department of Electronic, Network and Computer Engineering, University of Westminster, London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Applied DSP and VLSI Research Group, Department of Electronic, Network and Computer Engineering, University of Westminster, London, UK","institution_ids":["https://openalex.org/I94951947"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113660449","display_name":"R.C.S. Morling","orcid":null},"institutions":[{"id":"https://openalex.org/I94951947","display_name":"University of Westminster","ror":"https://ror.org/04ycpbx82","country_code":"GB","type":"education","lineage":["https://openalex.org/I94951947"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Richard C. S. Morling","raw_affiliation_strings":["Applied DSP and VLSI Research Group, Department of Electronic, Network and Computer Engineering, University of Westminster, London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Applied DSP and VLSI Research Group, Department of Electronic, Network and Computer Engineering, University of Westminster, London, UK","institution_ids":["https://openalex.org/I94951947"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063620004","display_name":"\u0130zzet Kale","orcid":"https://orcid.org/0000-0001-5562-6885"},"institutions":[{"id":"https://openalex.org/I94951947","display_name":"University of Westminster","ror":"https://ror.org/04ycpbx82","country_code":"GB","type":"education","lineage":["https://openalex.org/I94951947"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Izzet Kale","raw_affiliation_strings":["Applied DSP and VLSI Research Group, Department of Electronic, Network and Computer Engineering, University of Westminster, London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Applied DSP and VLSI Research Group, Department of Electronic, Network and Computer Engineering, University of Westminster, London, UK","institution_ids":["https://openalex.org/I94951947"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I94951947"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.28770315,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"130","issue":null,"first_page":"397","last_page":"400"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/decimation","display_name":"Decimation","score":0.9435416460037231},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7419209480285645},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5969074964523315},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.5890544056892395},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5862820744514465},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5364378690719604},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5001876354217529},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4773200452327728},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46523991227149963},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45536771416664124},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.41622766852378845},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28918662667274475},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.13734713196754456}],"concepts":[{"id":"https://openalex.org/C173642442","wikidata":"https://www.wikidata.org/wiki/Q1253346","display_name":"Decimation","level":3,"score":0.9435416460037231},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7419209480285645},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5969074964523315},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.5890544056892395},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5862820744514465},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5364378690719604},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5001876354217529},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4773200452327728},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46523991227149963},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45536771416664124},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.41622766852378845},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28918662667274475},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.13734713196754456},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ecctd.2011.6043370","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043370","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},{"id":"pmh:oai:westminsterresearch.westminster.ac.uk:9w785","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ECCTD.2011.6043370","pdf_url":null,"source":{"id":"https://openalex.org/S4306400277","display_name":"WestminsterResearch (University of Westminster)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I94951947","host_organization_name":"University of Westminster","host_organization_lineage":["https://openalex.org/I94951947"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conference-paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1517437021","https://openalex.org/W1539273812","https://openalex.org/W1600634902","https://openalex.org/W2083445607","https://openalex.org/W2098504189","https://openalex.org/W2107103111","https://openalex.org/W2116643528","https://openalex.org/W3111316794","https://openalex.org/W4211090950","https://openalex.org/W6671474043"],"related_works":["https://openalex.org/W2351093380","https://openalex.org/W3174372511","https://openalex.org/W1961964945","https://openalex.org/W2120581025","https://openalex.org/W2038930425","https://openalex.org/W2793288183","https://openalex.org/W2132077760","https://openalex.org/W2151826803","https://openalex.org/W2366223053","https://openalex.org/W1541221476"],"abstract_inverted_index":{"This":[0],"paper":[1],"reports":[2],"on":[3,89,98],"a":[4,19,33,66,99],"Field":[5],"Programmable":[6],"Gate":[7],"Array":[8],"(FPGA)":[9],"implementation":[10,93],"as":[11,13,76,78,94,96],"well":[12,77,95],"prototyping":[14,97],"for":[15,65],"real-time":[16,107,131],"testing":[17,108],"of":[18,68,109],"low":[20],"complexity":[21],"high":[22],"efficiency":[23],"decimation":[24,111],"filter":[25,55],"processor":[26],"which":[27],"is":[28],"deployed":[29],"in":[30,60,130],"conjunction":[31],"with":[32],"custom":[34],"built":[35],"low-power":[36],"jitter":[37],"insensitive":[38],"Continuous":[39],"Time":[40],"(CT)":[41],"Sigma-Delta":[42],"(\u03a3-\u0394)":[43],"Modulator":[44],"to":[45,118],"measure":[46],"and":[47,92,106,132],"assess":[48],"its":[49],"performance.":[50,137],"The":[51,84],"CT":[52,125],"\u03a3-\u0394":[53,126],"modulator/decimation":[54],"cascade":[56],"can":[57],"be":[58],"used":[59],"integrated":[61],"all-digital":[62,82],"microphone":[63],"interfaces":[64],"variety":[67],"applications":[69,80],"including":[70],"mobile":[71],"phone":[72],"handsets,":[73],"wireless":[74],"handsets":[75],"other":[79],"requiring":[81],"microphones.":[83],"work":[85],"reported":[86],"here":[87],"concentrates":[88],"the":[90,110,120,135],"design":[91],"Xilinx":[100],"Spartan":[101],"3":[102],"FPGA":[103],"development":[104],"system":[105],"processing":[112],"part":[113],"deploying":[114],"All-Pass":[115],"based":[116],"structures":[117],"process":[119],"bit":[121],"stream":[122],"coming":[123],"from":[124],"modulator":[127],"hence":[128],"measuring":[129],"fully":[133],"assessing":[134],"modulator's":[136]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}