{"id":"https://openalex.org/W2125441320","doi":"https://doi.org/10.1109/ecctd.2011.6043357","title":"Layout-aware Pareto fronts of electronic circuits","display_name":"Layout-aware Pareto fronts of electronic circuits","publication_year":2011,"publication_date":"2011-08-01","ids":{"openalex":"https://openalex.org/W2125441320","doi":"https://doi.org/10.1109/ecctd.2011.6043357","mag":"2125441320"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2011.6043357","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043357","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076782353","display_name":"A. Toro-Fr\u00edas","orcid":null},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"A. Toro-Frias","raw_affiliation_strings":["IMSE-CNM, CSIC, University of Seville, Sevilla, Spain","IMSE-CNM, CSIC and University of Seville, Spain"],"affiliations":[{"raw_affiliation_string":"IMSE-CNM, CSIC, University of Seville, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]},{"raw_affiliation_string":"IMSE-CNM, CSIC and University of Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068422347","display_name":"R. Castro\u2010L\u00f3pez","orcid":"https://orcid.org/0000-0002-6247-3124"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Castro-Lopez","raw_affiliation_strings":["IMSE-CNM, CSIC, University of Seville, Sevilla, Spain","IMSE-CNM, CSIC and University of Seville, Spain"],"affiliations":[{"raw_affiliation_string":"IMSE-CNM, CSIC, University of Seville, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]},{"raw_affiliation_string":"IMSE-CNM, CSIC and University of Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011140420","display_name":"E. Roca","orcid":"https://orcid.org/0000-0001-6260-6495"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"E. Roca","raw_affiliation_strings":["IMSE-CNM, CSIC, University of Seville, Sevilla, Spain","IMSE-CNM, CSIC and University of Seville, Spain"],"affiliations":[{"raw_affiliation_string":"IMSE-CNM, CSIC, University of Seville, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]},{"raw_affiliation_string":"IMSE-CNM, CSIC and University of Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041853563","display_name":"F.V. Fern\u00e1ndez","orcid":"https://orcid.org/0000-0001-8682-2280"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F. V. Fernandez","raw_affiliation_strings":["IMSE-CNM, CSIC, University of Seville, Sevilla, Spain","IMSE-CNM, CSIC and University of Seville, Spain"],"affiliations":[{"raw_affiliation_string":"IMSE-CNM, CSIC, University of Seville, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]},{"raw_affiliation_string":"IMSE-CNM, CSIC and University of Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5076782353"],"corresponding_institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"],"apc_list":null,"apc_paid":null,"fwci":0.265,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.63354204,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"345","last_page":"348"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.8451063632965088},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6820449233055115},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6527606248855591},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5753645896911621},{"id":"https://openalex.org/keywords/pareto-principle","display_name":"Pareto principle","score":0.572388768196106},{"id":"https://openalex.org/keywords/multi-objective-optimization","display_name":"Multi-objective optimization","score":0.5685182809829712},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.5563877820968628},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5513356924057007},{"id":"https://openalex.org/keywords/popularity","display_name":"Popularity","score":0.460180401802063},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.41451388597488403},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38752734661102295},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.382182240486145},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37661194801330566},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3143160343170166},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22381198406219482},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1888037621974945},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.1835540235042572},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13456130027770996},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1085498034954071},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.08339324593544006}],"concepts":[{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.8451063632965088},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6820449233055115},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6527606248855591},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5753645896911621},{"id":"https://openalex.org/C137635306","wikidata":"https://www.wikidata.org/wiki/Q182667","display_name":"Pareto principle","level":2,"score":0.572388768196106},{"id":"https://openalex.org/C68781425","wikidata":"https://www.wikidata.org/wiki/Q2052203","display_name":"Multi-objective optimization","level":2,"score":0.5685182809829712},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.5563877820968628},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5513356924057007},{"id":"https://openalex.org/C2780586970","wikidata":"https://www.wikidata.org/wiki/Q1357284","display_name":"Popularity","level":2,"score":0.460180401802063},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.41451388597488403},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38752734661102295},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.382182240486145},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37661194801330566},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3143160343170166},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22381198406219482},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1888037621974945},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.1835540235042572},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13456130027770996},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1085498034954071},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.08339324593544006},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C77805123","wikidata":"https://www.wikidata.org/wiki/Q161272","display_name":"Social psychology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ecctd.2011.6043357","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2011.6043357","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 20th European Conference on Circuit Theory and Design (ECCTD)","raw_type":"proceedings-article"},{"id":"pmh:oai:digital.csic.es:10261/83813","is_oa":false,"landing_page_url":"http://hdl.handle.net/10261/83813","pdf_url":null,"source":{"id":"https://openalex.org/S4306400616","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Comunicaci\u00f3n de congreso"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1973325405","https://openalex.org/W1998752433","https://openalex.org/W2061583850","https://openalex.org/W2104339053","https://openalex.org/W2116989584","https://openalex.org/W2117811686","https://openalex.org/W2121112734","https://openalex.org/W2126105956","https://openalex.org/W2128460551","https://openalex.org/W2131294565","https://openalex.org/W2144133630","https://openalex.org/W2145686284","https://openalex.org/W2170444246","https://openalex.org/W3147650174"],"related_works":["https://openalex.org/W76504398","https://openalex.org/W2051886008","https://openalex.org/W2035081722","https://openalex.org/W2169675973","https://openalex.org/W2000205915","https://openalex.org/W2097345923","https://openalex.org/W2020446170","https://openalex.org/W2383563100","https://openalex.org/W2393658466","https://openalex.org/W2116989584"],"abstract_inverted_index":{"Pareto-optimal":[0],"performance":[1,10],"fronts":[2,43,104],"have":[3,35],"gained":[4],"popularity":[5],"as":[6,55],"a":[7,28,98],"representation":[8],"of":[9,12,65,111],"trade-offs":[11],"electronic":[13],"circuits.":[14],"They":[15],"are":[16],"also":[17],"essential":[18],"to":[19,40,100],"support":[20],"efficient":[21],"bottom-up":[22],"hierarchical":[23],"design":[24],"methodologies.":[25],"Being":[26],"such":[27,54],"key":[29],"element":[30],"in":[31,75],"these":[32],"methodologies,":[33],"there":[34],"been":[36,73],"many":[37],"reported":[38],"efforts":[39],"enhance":[41],"the":[42,50,56,59,63,69,76,78,90,109],"with":[44],"valuable":[45],"information":[46],"that":[47,71,105],"goes":[48],"beyond":[49],"nominal":[51],"circuit":[52],"behavior,":[53],"yield":[57],"or":[58],"reconfiguration":[60],"capabilities.":[61],"However,":[62],"effect":[64],"layout":[66,85],"parasitics":[67,86],"is":[68],"factor":[70],"has":[72],"missing":[74],"literature:":[77],"accuracy":[79],"may":[80],"be":[81],"seriously":[82],"degraded":[83],"by":[84],"not":[87],"considered":[88],"during":[89],"front":[91],"generation.":[92],"In":[93],"this":[94],"paper,":[95],"we":[96],"present":[97],"technique":[99],"generate":[101],"layout-aware":[102],"Pareto":[103],"accurately":[106],"accounts":[107],"for":[108],"impact":[110],"both":[112],"geometry":[113],"and":[114],"parasitics.":[115]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}