{"id":"https://openalex.org/W2099039841","doi":"https://doi.org/10.1109/ecctd.2009.5275114","title":"An efficient FPGA implementation of a DT-CNN for small image gray-scale pre-processing","display_name":"An efficient FPGA implementation of a DT-CNN for small image gray-scale pre-processing","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2099039841","doi":"https://doi.org/10.1109/ecctd.2009.5275114","mag":"2099039841"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2009.5275114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2009.5275114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 European Conference on Circuit Theory and Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008893511","display_name":"Jordi Alb\u00f3-Canals","orcid":null},"institutions":[{"id":"https://openalex.org/I5593406","display_name":"Universitat Ramon Llull","ror":"https://ror.org/04p9k2z50","country_code":"ES","type":"education","lineage":["https://openalex.org/I5593406"]},{"id":"https://openalex.org/I47652572","display_name":"La Salle University","ror":"https://ror.org/02beve479","country_code":"US","type":"education","lineage":["https://openalex.org/I47652572"]}],"countries":["ES","US"],"is_corresponding":true,"raw_author_name":"J. Albo-Canals","raw_affiliation_strings":["LIFAELS, La Salle-Universitat Ramon Llull, Barcelona, Spain","LIFAELS La Salle - Universit\u00e4t Ramon Llull E-08022 Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"LIFAELS, La Salle-Universitat Ramon Llull, Barcelona, Spain","institution_ids":["https://openalex.org/I5593406"]},{"raw_affiliation_string":"LIFAELS La Salle - Universit\u00e4t Ramon Llull E-08022 Barcelona, Spain","institution_ids":["https://openalex.org/I47652572"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040891264","display_name":"Jose A. Villasante-Bembibre","orcid":null},"institutions":[{"id":"https://openalex.org/I5593406","display_name":"Universitat Ramon Llull","ror":"https://ror.org/04p9k2z50","country_code":"ES","type":"education","lineage":["https://openalex.org/I5593406"]},{"id":"https://openalex.org/I47652572","display_name":"La Salle University","ror":"https://ror.org/02beve479","country_code":"US","type":"education","lineage":["https://openalex.org/I47652572"]}],"countries":["ES","US"],"is_corresponding":false,"raw_author_name":"Jose A. Villasante-Bembibre","raw_affiliation_strings":["LIFAELS, La Salle-Universitat Ramon Llull, Barcelona, Spain","LIFAELS La Salle - Universit\u00e4t Ramon Llull E-08022 Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"LIFAELS, La Salle-Universitat Ramon Llull, Barcelona, Spain","institution_ids":["https://openalex.org/I5593406"]},{"raw_affiliation_string":"LIFAELS La Salle - Universit\u00e4t Ramon Llull E-08022 Barcelona, Spain","institution_ids":["https://openalex.org/I47652572"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010998773","display_name":"Jordi Riera-Babures","orcid":null},"institutions":[{"id":"https://openalex.org/I47652572","display_name":"La Salle University","ror":"https://ror.org/02beve479","country_code":"US","type":"education","lineage":["https://openalex.org/I47652572"]},{"id":"https://openalex.org/I5593406","display_name":"Universitat Ramon Llull","ror":"https://ror.org/04p9k2z50","country_code":"ES","type":"education","lineage":["https://openalex.org/I5593406"]}],"countries":["ES","US"],"is_corresponding":false,"raw_author_name":"Jordi Riera-Babures","raw_affiliation_strings":["LIFAELS, La Salle-Universitat Ramon Llull, Barcelona, Spain","LIFAELS La Salle - Universit\u00e4t Ramon Llull E-08022 Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"LIFAELS, La Salle-Universitat Ramon Llull, Barcelona, Spain","institution_ids":["https://openalex.org/I5593406"]},{"raw_affiliation_string":"LIFAELS La Salle - Universit\u00e4t Ramon Llull E-08022 Barcelona, Spain","institution_ids":["https://openalex.org/I47652572"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048229532","display_name":"Natalia A. Fernandez-Garcia","orcid":null},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"N. A. Fernandez-Garcia","raw_affiliation_strings":["Departamento de Electr\u00f3nica e Computaci\u00f3n, Universidade de Santiago de Compostela, Santiago de Compostela, Spain","Departamento de Electr\u00f3nica e Computaci\u00f3n Universidade de Santiago de Compostela E-15782 Santiago de Compostela, Spain"],"affiliations":[{"raw_affiliation_string":"Departamento de Electr\u00f3nica e Computaci\u00f3n, Universidade de Santiago de Compostela, Santiago de Compostela, Spain","institution_ids":["https://openalex.org/I200284239"]},{"raw_affiliation_string":"Departamento de Electr\u00f3nica e Computaci\u00f3n Universidade de Santiago de Compostela E-15782 Santiago de Compostela, Spain","institution_ids":["https://openalex.org/I200284239"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077550469","display_name":"V.M. Brea","orcid":"https://orcid.org/0000-0003-0078-0425"},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Victor M. Brea","raw_affiliation_strings":["Departamento de Electr\u00f3nica e Computaci\u00f3n, Universidade de Santiago de Compostela, Santiago de Compostela, Spain","Departamento de Electr\u00f3nica e Computaci\u00f3n Universidade de Santiago de Compostela E-15782 Santiago de Compostela, Spain"],"affiliations":[{"raw_affiliation_string":"Departamento de Electr\u00f3nica e Computaci\u00f3n, Universidade de Santiago de Compostela, Santiago de Compostela, Spain","institution_ids":["https://openalex.org/I200284239"]},{"raw_affiliation_string":"Departamento de Electr\u00f3nica e Computaci\u00f3n Universidade de Santiago de Compostela E-15782 Santiago de Compostela, Spain","institution_ids":["https://openalex.org/I200284239"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5008893511"],"corresponding_institution_ids":["https://openalex.org/I47652572","https://openalex.org/I5593406"],"apc_list":null,"apc_paid":null,"fwci":0.6857,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.72342224,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"839","last_page":"842"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8277359008789062},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8272953629493713},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.6983802914619446},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6767728328704834},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.47825613617897034},{"id":"https://openalex.org/keywords/grayscale","display_name":"Grayscale","score":0.4561973214149475},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4493279755115509},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44926756620407104},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4265369176864624},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42219915986061096},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3766249418258667},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35227513313293457},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33843085169792175},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.3347070813179016},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.25133568048477173}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8277359008789062},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8272953629493713},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.6983802914619446},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6767728328704834},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.47825613617897034},{"id":"https://openalex.org/C78201319","wikidata":"https://www.wikidata.org/wiki/Q685727","display_name":"Grayscale","level":3,"score":0.4561973214149475},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4493279755115509},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44926756620407104},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4265369176864624},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42219915986061096},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3766249418258667},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35227513313293457},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33843085169792175},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.3347070813179016},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.25133568048477173},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2009.5275114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2009.5275114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 European Conference on Circuit Theory and Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1959306953","https://openalex.org/W2127103393","https://openalex.org/W2151162785","https://openalex.org/W2169702912"],"related_works":["https://openalex.org/W2187189666","https://openalex.org/W2949084706","https://openalex.org/W115686965","https://openalex.org/W2383333355","https://openalex.org/W2144353363","https://openalex.org/W2768918307","https://openalex.org/W631639522","https://openalex.org/W2389325540","https://openalex.org/W2120447654","https://openalex.org/W2977179488"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,81],"8-bit":[4],"FPGA":[5,85,103],"implementation":[6,79],"of":[7,61,102],"a":[8,33,51],"discrete":[9],"time":[10],"cellular":[11],"neural":[12],"network":[13],"(DTCNN)":[14],"suitable":[15],"for":[16],"small":[17],"image":[18],"gray-scale":[19],"pre-processing":[20],"(simple":[21],"operations":[22],"with":[23],"high":[24],"computational":[25],"burden).":[26],"It":[27],"uses":[28],"Split&Shift":[29],"techniques":[30,71],"to":[31,75,95],"have":[32,72],"31":[34,36],"times":[35],"grid":[37],"that":[38],"processes":[39],"more":[40],"than":[41],"2500":[42],"images":[43],"per":[44],"second.":[45],"As":[46],"this":[47],"work":[48],"evolves":[49],"from":[50],"previous":[52],"binary":[53],"DTCNN":[54,110],"implementation,":[55],"results":[56],"are":[57,106],"compared":[58],"in":[59],"terms":[60],"area":[62],"occupancy,":[63],"routing":[64],"complexity":[65],"and":[66],"processing":[67],"time.":[68],"Several":[69],"design":[70],"been":[73],"applied":[74],"optimize":[76],"the":[77,100],"VHDL":[78],"on":[80,109],"Altera":[82],"Stratix":[83],"II-EP2S60F484C5":[84],"device.":[86],"Moreover,":[87],"as":[88],"technology":[89,104],"independent":[90],"description":[91],"allows":[92],"easy":[93],"migration":[94],"other":[96],"devices":[97],"or":[98],"vendors,":[99],"benefits":[101],"evolution":[105],"discussed,":[107],"focusing":[108],"implementations.":[111]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}