{"id":"https://openalex.org/W2150437770","doi":"https://doi.org/10.1109/ecctd.2009.5275082","title":"Accurate design of a MOS-based resistive network for time-controlled diffusion filtering","display_name":"Accurate design of a MOS-based resistive network for time-controlled diffusion filtering","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2150437770","doi":"https://doi.org/10.1109/ecctd.2009.5275082","mag":"2150437770"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2009.5275082","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2009.5275082","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 European Conference on Circuit Theory and Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077611663","display_name":"Jorge Fern\u00e1ndez\u2010Berni","orcid":"https://orcid.org/0000-0003-0476-4676"},"institutions":[{"id":"https://openalex.org/I134820265","display_name":"Consejo Superior de Investigaciones Cient\u00edficas","ror":"https://ror.org/02gfc7t72","country_code":"ES","type":"government","lineage":["https://openalex.org/I134820265"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jorge Fernandez-Berni","raw_affiliation_strings":["Institute of Microelectronics of Seville (IMSE-CNM), Consejo Superior de Investigaciones Cientificasy Universidad de Sevilla, Seville, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics of Seville (IMSE-CNM), Consejo Superior de Investigaciones Cientificasy Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067253647","display_name":"Ricardo Carmona\u2010Gal\u00e1n","orcid":"https://orcid.org/0000-0002-4230-3988"},"institutions":[{"id":"https://openalex.org/I134820265","display_name":"Consejo Superior de Investigaciones Cient\u00edficas","ror":"https://ror.org/02gfc7t72","country_code":"ES","type":"government","lineage":["https://openalex.org/I134820265"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Ricardo Carmona-Galan","raw_affiliation_strings":["Institute of Microelectronics of Seville (IMSE-CNM), Consejo Superior de Investigaciones Cientificasy Universidad de Sevilla, Seville, Spain","Institute of Microelectronics of Seville (IMSE-CNM), Consejo Superior de Investigaciones Cient\u00edficas, Universidad de Sevilla, Seville, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics of Seville (IMSE-CNM), Consejo Superior de Investigaciones Cientificasy Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I79238269"]},{"raw_affiliation_string":"Institute of Microelectronics of Seville (IMSE-CNM), Consejo Superior de Investigaciones Cient\u00edficas, Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4563,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.81353795,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"683","last_page":"686"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.7754083871841431},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7106155157089233},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.693657398223877},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.5963695645332336},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5621922016143799},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5345233082771301},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5313863158226013},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.4748397469520569},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.447859525680542},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2984987795352936},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.149104505777359},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14793738722801208},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11092513799667358},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.09286072850227356}],"concepts":[{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.7754083871841431},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7106155157089233},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.693657398223877},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.5963695645332336},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5621922016143799},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5345233082771301},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5313863158226013},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.4748397469520569},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.447859525680542},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2984987795352936},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.149104505777359},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14793738722801208},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11092513799667358},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.09286072850227356},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/ecctd.2009.5275082","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2009.5275082","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 European Conference on Circuit Theory and Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.716.1080","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.716.1080","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://digital.csic.es/bitstream/10261/86904/4/Accurate%20design.pdf","raw_type":"text"},{"id":"pmh:oai:digital.csic.es:10261/86904","is_oa":false,"landing_page_url":"http://hdl.handle.net/10261/86904","pdf_url":null,"source":{"id":"https://openalex.org/S4306400616","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"http://purl.org/coar/resource_type/c_5794"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322930","display_name":"Ministerio de Ciencia e Innovaci\u00f3n","ror":"https://ror.org/034900433"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1578671836","https://openalex.org/W1594101521","https://openalex.org/W2051385641","https://openalex.org/W2095472224","https://openalex.org/W2099720038","https://openalex.org/W2118550505","https://openalex.org/W2154326304","https://openalex.org/W2164557638","https://openalex.org/W2164929936","https://openalex.org/W2566193534"],"related_works":["https://openalex.org/W3200817179","https://openalex.org/W1960166976","https://openalex.org/W2380067098","https://openalex.org/W1992708211","https://openalex.org/W1548152478","https://openalex.org/W2137172615","https://openalex.org/W2112564789","https://openalex.org/W2106247205","https://openalex.org/W2543503210","https://openalex.org/W2798982538"],"abstract_inverted_index":{"This":[0],"paper":[1],"analyses":[2],"a":[3],"MOS-based":[4],"resistive":[5,58],"network":[6,64],"suitable":[7],"for":[8,40,106],"massively":[9],"parallel":[10],"image":[11],"processing.":[12],"The":[13,119],"inclusion":[14],"of":[15,24,66,130],"MOS":[16,131],"transistors":[17,132],"biased":[18],"in":[19,77],"the":[20,31,37,72,81,85,116,128,134,140],"ohmic":[21],"region":[22],"instead":[23],"true":[25],"resistors":[26],"permits":[27],"certain":[28],"control":[29],"over":[30],"underlying":[32],"spatial":[33,135],"filtering":[34,136],"while":[35],"reducing":[36],"required":[38],"area":[39],"VLSI":[41],"implementation.":[42],"However,":[43],"it":[44],"also":[45,123],"leads":[46],"to":[47,51,55,74,79,84,94,114,125],"nonlinearities":[48],"and":[49],"thereby":[50],"errors":[52],"with":[53],"respect":[54],"an":[56,62],"ideal":[57],"grid.":[59,141],"By":[60],"studying":[61],"elementary":[63],"composed":[65],"only":[67],"two":[68],"nodes":[69],"we":[70],"determine":[71],"guidelines":[73,90],"be":[75,103],"followed":[76],"order":[78],"minimize":[80],"error":[82],"according":[83],"selected":[86],"signal":[87,109],"range.":[88],"These":[89],"are":[91,112],"then":[92],"extrapolated":[93,117],"larger":[95],"networks":[96,101],"demonstrating":[97],"that":[98],"pretty":[99],"accurate":[100],"can":[102],"achieved":[104],"even":[105],"relatively":[107],"wide":[108],"ranges.":[110],"Simulations":[111],"employed":[113],"validate":[115],"results.":[118],"numerical":[120],"examples":[121],"will":[122],"allow":[124],"visualize":[126],"how":[127],"insertion":[129],"affects":[133],"carried":[137],"out":[138],"by":[139]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}