{"id":"https://openalex.org/W2127665801","doi":"https://doi.org/10.1109/ecctd.2009.5275043","title":"Mixed-mode behavioral model of flexray physical layer transceiver","display_name":"Mixed-mode behavioral model of flexray physical layer transceiver","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2127665801","doi":"https://doi.org/10.1109/ecctd.2009.5275043","mag":"2127665801"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2009.5275043","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2009.5275043","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 European Conference on Circuit Theory and Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079789897","display_name":"Candice M\u00fcller","orcid":"https://orcid.org/0000-0001-8177-6115"},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Candice Muller","raw_affiliation_strings":["DIBE-Department of Biophysical and Electronic Engineering, University of Genoa, Genoa, Italy","DIBE \u2013 Department of Biophysical and Electronic Engineering, University of Genoa, Genoa, Italy"],"affiliations":[{"raw_affiliation_string":"DIBE-Department of Biophysical and Electronic Engineering, University of Genoa, Genoa, Italy","institution_ids":["https://openalex.org/I83816512"]},{"raw_affiliation_string":"DIBE \u2013 Department of Biophysical and Electronic Engineering, University of Genoa, Genoa, Italy","institution_ids":["https://openalex.org/I83816512"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010811199","display_name":"Maurizio Valle","orcid":"https://orcid.org/0000-0002-7366-6060"},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Maurizio Valle","raw_affiliation_strings":["DIBE-Department of Biophysical and Electronic Engineering, University of Genoa, Genoa, Italy","DIBE \u2013 Department of Biophysical and Electronic Engineering, University of Genoa, Genoa, Italy"],"affiliations":[{"raw_affiliation_string":"DIBE-Department of Biophysical and Electronic Engineering, University of Genoa, Genoa, Italy","institution_ids":["https://openalex.org/I83816512"]},{"raw_affiliation_string":"DIBE \u2013 Department of Biophysical and Electronic Engineering, University of Genoa, Genoa, Italy","institution_ids":["https://openalex.org/I83816512"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023356398","display_name":"Roman Buzas","orcid":null},"institutions":[{"id":"https://openalex.org/I4210128370","display_name":"ON Semiconductor (Czechia)","ror":"https://ror.org/02jywrv14","country_code":"CZ","type":"company","lineage":["https://openalex.org/I100625452","https://openalex.org/I4210128370"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Roman Buzas","raw_affiliation_strings":["Semiconductors Corporation, Brno, Czech Republic","On Semiconductors Corporation Brno, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Semiconductors Corporation, Brno, Czech Republic","institution_ids":[]},{"raw_affiliation_string":"On Semiconductors Corporation Brno, Czech Republic","institution_ids":["https://openalex.org/I4210128370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058603089","display_name":"Augustin Skoupy","orcid":null},"institutions":[{"id":"https://openalex.org/I4210128370","display_name":"ON Semiconductor (Czechia)","ror":"https://ror.org/02jywrv14","country_code":"CZ","type":"company","lineage":["https://openalex.org/I100625452","https://openalex.org/I4210128370"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Augustin Skoupy","raw_affiliation_strings":["Semiconductors Corporation, Brno, Czech Republic","On Semiconductors Corporation Brno, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Semiconductors Corporation, Brno, Czech Republic","institution_ids":[]},{"raw_affiliation_string":"On Semiconductors Corporation Brno, Czech Republic","institution_ids":["https://openalex.org/I4210128370"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5079789897"],"corresponding_institution_ids":["https://openalex.org/I83816512"],"apc_list":null,"apc_paid":null,"fwci":2.3744,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.89373458,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"527","last_page":"530"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flexray","display_name":"FlexRay","score":0.8014817237854004},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.7653412818908691},{"id":"https://openalex.org/keywords/behavioral-modeling","display_name":"Behavioral modeling","score":0.7485601902008057},{"id":"https://openalex.org/keywords/physical-layer","display_name":"Physical layer","score":0.6224470138549805},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6148606538772583},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5946188569068909},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.5836824178695679},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5801701545715332},{"id":"https://openalex.org/keywords/vhdl-ams","display_name":"VHDL-AMS","score":0.554117739200592},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4101530611515045},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32439255714416504},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31169748306274414},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2554352879524231},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15019235014915466},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.14480969309806824},{"id":"https://openalex.org/keywords/automotive-industry","display_name":"Automotive industry","score":0.11484473943710327},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07956025004386902}],"concepts":[{"id":"https://openalex.org/C2777648190","wikidata":"https://www.wikidata.org/wiki/Q571846","display_name":"FlexRay","level":3,"score":0.8014817237854004},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.7653412818908691},{"id":"https://openalex.org/C78639753","wikidata":"https://www.wikidata.org/wiki/Q3318160","display_name":"Behavioral modeling","level":2,"score":0.7485601902008057},{"id":"https://openalex.org/C19247436","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"Physical layer","level":3,"score":0.6224470138549805},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6148606538772583},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5946188569068909},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.5836824178695679},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5801701545715332},{"id":"https://openalex.org/C2776513426","wikidata":"https://www.wikidata.org/wiki/Q2744740","display_name":"VHDL-AMS","level":4,"score":0.554117739200592},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4101530611515045},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32439255714416504},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31169748306274414},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2554352879524231},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15019235014915466},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.14480969309806824},{"id":"https://openalex.org/C526921623","wikidata":"https://www.wikidata.org/wiki/Q190117","display_name":"Automotive industry","level":2,"score":0.11484473943710327},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07956025004386902},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ecctd.2009.5275043","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2009.5275043","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 European Conference on Circuit Theory and Design","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unige.it:11567/238855","is_oa":false,"landing_page_url":"http://hdl.handle.net/11567/238855","pdf_url":null,"source":{"id":"https://openalex.org/S4377196291","display_name":"CINECA IRIS Institutial Research Information System (University of Genoa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I83816512","host_organization_name":"University of Genoa","host_organization_lineage":["https://openalex.org/I83816512"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1517072937","https://openalex.org/W2104807148","https://openalex.org/W2134807606","https://openalex.org/W2139309664","https://openalex.org/W2170611550","https://openalex.org/W4235925436","https://openalex.org/W4248151564"],"related_works":["https://openalex.org/W2376830102","https://openalex.org/W2390177299","https://openalex.org/W2151941088","https://openalex.org/W1491192879","https://openalex.org/W2117682489","https://openalex.org/W2111433377","https://openalex.org/W2127665801","https://openalex.org/W2011215728","https://openalex.org/W1594133673","https://openalex.org/W1655601637"],"abstract_inverted_index":{"The":[0,22,48,118,137],"implementation":[1],"of":[2,25,34,74,96,128],"safety":[3],"critical":[4],"applications":[5],"in":[6,90,105,132],"internal":[7],"vehicles":[8],"requires":[9],"a":[10,64],"reliable":[11],"wireline":[12],"communication":[13,56],"system":[14,29,36],"to":[15,92],"ensure":[16],"enough":[17],"bus":[18,107],"line":[19],"signal":[20,101],"integrity.":[21],"design":[23,37],"verification":[24],"in-vehicle":[26],"electronic":[27],"embedded":[28],"during":[30],"the":[31,35,54,59,70,82,94,97,115,124,129,151],"early":[32],"stages":[33],"is":[38,51,63,147],"required":[39],"and":[40,79,114,145],"can":[41],"be":[42],"effectively":[43],"achieved":[44],"through":[45],"behavioral":[46,72,83],"simulations.":[47,136],"main":[49],"difficulty":[50],"on":[52],"modelling":[53],"mixed-mode":[55,65,71],"interface,":[57],"e.g.":[58],"transceiver,":[60],"because":[61],"it":[62,80,146],"circuit.":[66],"This":[67],"paper":[68],"introduces":[69],"model":[73,84,103,130,139],"Flexray":[75,152],"physical":[76],"layer":[77],"transceiver":[78],"presents":[81],"verification.":[85],"Several":[86],"simulations":[87],"were":[88],"performed":[89],"order":[91],"demonstrate":[93],"effectiveness":[95],"proposed":[98],"model,":[99],"regarding":[100],"integrity,":[102],"behavior":[104],"different":[106],"states,":[108],"wake-up":[109],"pattern":[110],"detection,":[111],"receiver":[112],"sensibility":[113],"timing":[116],"characteristics.":[117],"performance":[119],"was":[120,140],"evaluated":[121],"by":[122],"comparing":[123],"CPU":[125],"usage":[126],"time":[127],"(implemented":[131],"VHDL-AMS)":[133],"with":[134,150],"Spectre":[135,144],"VHDL-AMS":[138],"clearly":[141],"faster":[142],"than":[143],"fully":[148],"compliant":[149],"standard":[153],"specifications.":[154]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}