{"id":"https://openalex.org/W2151509132","doi":"https://doi.org/10.1109/ecctd.2009.5275029","title":"Design of a two-capacitor sample & hold circuit using a two-stage OTA with hybrid cascode compensation","display_name":"Design of a two-capacitor sample & hold circuit using a two-stage OTA with hybrid cascode compensation","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2151509132","doi":"https://doi.org/10.1109/ecctd.2009.5275029","mag":"2151509132"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2009.5275029","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2009.5275029","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 European Conference on Circuit Theory and Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003673883","display_name":"Mahmoud Zangeneh","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Mahmoud Zangeneh","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063106516","display_name":"Hossein Aghababa","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hossein Aghababa","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079790173","display_name":"Behjat Forouzandeh","orcid":"https://orcid.org/0009-0005-8330-0782"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Behjat Forouzandeh","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5003673883"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18166641,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"493","last_page":"498"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cascode","display_name":"Cascode","score":0.772003710269928},{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.7436484694480896},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6754201650619507},{"id":"https://openalex.org/keywords/sample-and-hold","display_name":"Sample and hold","score":0.6303523182868958},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5752282738685608},{"id":"https://openalex.org/keywords/compensation","display_name":"Compensation (psychology)","score":0.558260440826416},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5521447062492371},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5486637949943542},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.5020833015441895},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4965999722480774},{"id":"https://openalex.org/keywords/operational-transconductance-amplifier","display_name":"Operational transconductance amplifier","score":0.44642919301986694},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4351702630519867},{"id":"https://openalex.org/keywords/current-mirror","display_name":"Current mirror","score":0.41008269786834717},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.404514342546463},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38446611166000366},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3814607560634613},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.337067574262619},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33274707198143005},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.30599069595336914},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07892772555351257}],"concepts":[{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.772003710269928},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.7436484694480896},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6754201650619507},{"id":"https://openalex.org/C206565188","wikidata":"https://www.wikidata.org/wiki/Q836482","display_name":"Sample and hold","level":3,"score":0.6303523182868958},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5752282738685608},{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.558260440826416},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5521447062492371},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5486637949943542},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.5020833015441895},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4965999722480774},{"id":"https://openalex.org/C58117264","wikidata":"https://www.wikidata.org/wiki/Q1239595","display_name":"Operational transconductance amplifier","level":5,"score":0.44642919301986694},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4351702630519867},{"id":"https://openalex.org/C173966970","wikidata":"https://www.wikidata.org/wiki/Q786012","display_name":"Current mirror","level":4,"score":0.41008269786834717},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.404514342546463},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38446611166000366},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3814607560634613},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.337067574262619},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33274707198143005},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.30599069595336914},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07892772555351257},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2009.5275029","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2009.5275029","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 European Conference on Circuit Theory and Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6399999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W1594101521","https://openalex.org/W1998284495","https://openalex.org/W1998816746","https://openalex.org/W2065541635","https://openalex.org/W2097353218","https://openalex.org/W2099432139","https://openalex.org/W2105650650","https://openalex.org/W2128018010","https://openalex.org/W4237765908"],"related_works":["https://openalex.org/W2152864769","https://openalex.org/W3200945766","https://openalex.org/W2329269747","https://openalex.org/W2063787070","https://openalex.org/W2002166629","https://openalex.org/W2042786651","https://openalex.org/W2337074574","https://openalex.org/W2579826110","https://openalex.org/W2366357579","https://openalex.org/W2170704385"],"abstract_inverted_index":{"This":[0,16],"paper":[1],"presents":[2],"a":[3,19,121],"well-established":[4],"low":[5],"power":[6],"sample":[7,89],"&":[8],"hold":[9,91],"circuitry,":[10],"implemented":[11],"in":[12,32,49,67,83],"180-nm":[13],"CMOS":[14,36],"technology.":[15],"circuit":[17,42,60,78,92],"uses":[18],"systematic":[20],"and":[21,72,81,90],"optimal":[22],"design":[23],"of":[24,46,57,76,96,110],"hybrid":[25],"cascode":[26],"compensation":[27],"method":[28],"which":[29,113],"is":[30,61,79,120],"used":[31],"fully":[33],"differential":[34],"two-stage":[35],"operational":[37],"transconductance":[38],"amplifiers":[39],"(OTAs).":[40],"The":[41],"achieves":[43],"minimum":[44],"SNR":[45,71,97],"74":[47],"dB":[48],"all":[50],"corner":[51,69,85],"cases.":[52,86],"Also":[53],"average":[54],"current":[55,74,111],"dissipation":[56,75,112],"the":[58,77,88,94,116],"whole":[59],"measured":[62],"to":[63,104],"be":[64,105],"7.1":[65],"mA":[66],"Typical-Typical":[68],"case.":[70],"total":[73],"calculated":[80],"listed":[82],"different":[84],"Although":[87],"meets":[93],"requirements":[95],"specifications,":[98],"this":[99],"success":[100],"does":[101],"not":[102],"seem":[103],"outstanding.":[106],"However,":[107],"small":[108],"amount":[109],"comes":[114],"from":[115],"low-power":[117],"OTA":[118],"configuration":[119],"great":[122],"success.":[123]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}